System-level metrics for hardware/software architectural mapping

被引：0
|
作者：
Ferrandi, F [1 ]
Lanzi, P [1 ]
Sciuto, D [1 ]
Tanelli, M [1 ]
机构：
[1] Politecn Milan, Dip Electtron & Informaz, I-20133 Milan, Italy
来源：
DELTA 2004: SECOND IEEE INTERNATIONAL WORKSHOP ON ELECTRONIC DESIGN, TEST APPLICATIONS, PROCEEDINGS | 2004年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The current trend in Embedded Systems (ES) design is moving towards the integration of increasingly complex applications on a single chip, while having to meet strict market demands which force to face always shortening design times. In general, the ideal design methodology shall support the exploration of the highest possible number of alternatives (in terms of HW-SW architectures) starting in the early design stages as this will prevent costly correction efforts in the deployment phase. The present paper will propose a new methodology for tackling the design exploration problem, with the aim of providing a solution in terms of optimal partitioning with respect of the overall system performance.
引用
收藏
页码：231 / 236
页数：6
相关论文
共 50 条
  • [21] System-level Development of Embedded Software
    Schirner, Gunar
    Gerstlauer, Andreas
    Doemer, Rainer
    2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 913 - +
  • [22] System-level co-synthesis of dataflow dominated applications on reconfigurable hardware/software architectures
    Véstias, MP
    Neto, HC
    13TH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS, 2002, : 130 - 137
  • [23] Methodology and technology for virtual component driven hardware/software co-design on the system-level
    Krolikoski, SJ
    Schirrmeister, F
    Salefski, B
    Rowson, J
    Martin, G
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 6: CIRCUITS ANALYSIS, DESIGN METHODS, AND APPLICATIONS, 1999, : 456 - 459
  • [24] Memory Allocation and Optimization in System-Level Architectural Synthesis
    Li, Shuo
    Hemani, Ahmed
    2013 8TH INTERNATIONAL WORKSHOP ON RECONFIGURABLE AND COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2013,
  • [25] Hardware Complexity Metrics for High Level Synthesis of Software Functions
    Sinha, Sharad
    Srikanthan, Thambipillai
    2011 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2011, : 382 - 385
  • [26] Automatic Integration of Hardware Descriptions into System-Level Models
    Goergen, Ralph
    Oetjens, Jan-Hendrik
    Nebel, Wolfgang
    2012 IEEE 15TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2012, : 105 - 110
  • [27] INTEGRATING SDL AND VHDL FOR SYSTEM-LEVEL HARDWARE DESIGN
    GLUNZ, W
    KRUSE, T
    ROSSEL, T
    MONJAU, D
    COMPUTER HARDWARE DESCRIPTION LANGUAGES AND THEIR APPLICATIONS, 1993, 32 : 187 - 204
  • [28] Low-Power Neuromorphic Hardware for Signal Processing Applications: A review of architectural and system-level design approaches
    Rajendran, Bipin
    Sebastian, Abu
    Schmuker, Michael
    Srinivasa, Narayan
    Eleftheriou, Evangelos
    IEEE SIGNAL PROCESSING MAGAZINE, 2019, 36 (06) : 97 - 110
  • [29] System-Level Security for Network Processors with Hardware Monitors
    Hu, Kekai
    Wolf, Tilman
    Teixeira, Thiago
    Tessier, Russell
    2014 51ST ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2014,
  • [30] A Case of System-level Hardware/Software Co-design and Co-verification of a Commodity Multi-Processor System with Custom Hardware
    Hong, Sungpack
    Oguntebi, Tayo
    Casper, Jared
    Bronson, Nathan
    Kozyrakis, Christos
    Olukotun, Kunle
    CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, 2012, : 513 - 519
12345