System-level metrics for hardware/software architectural mapping

被引：0

作者：

Ferrandi, F ^{[1
]}

Lanzi, P ^{[1
]}

Sciuto, D ^{[1
]}

Tanelli, M ^{[1
]}

机构：

[1] Politecn Milan, Dip Electtron & Informaz, I-20133 Milan, Italy

来源：

DELTA 2004: SECOND IEEE INTERNATIONAL WORKSHOP ON ELECTRONIC DESIGN, TEST APPLICATIONS, PROCEEDINGS | 2004年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The current trend in Embedded Systems (ES) design is moving towards the integration of increasingly complex applications on a single chip, while having to meet strict market demands which force to face always shortening design times. In general, the ideal design methodology shall support the exploration of the highest possible number of alternatives (in terms of HW-SW architectures) starting in the early design stages as this will prevent costly correction efforts in the deployment phase. The present paper will propose a new methodology for tackling the design exploration problem, with the aim of providing a solution in terms of optimal partitioning with respect of the overall system performance.

引用

页码：231 / 236

页数：6

共 50 条

[11] System-level power evaluation metrics
Fornaciari, W
Gubian, P
Sciuto, D
Silvano, C
SECOND ANNUAL IEEE INTERNATIONAL CONFERENCE ON INNOVATIVE SYSTEMS IN SILICON, 1997 PROCEEDINGS, 1997, : 323 - 330
[12] SYSTEM-LEVEL HARDWARE MODULE GENERATION
SRIVASTAVA, MB
RICHARDS, BC
BRODERSEN, RW
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1995, 3 (01) : 20 - 35
[13] Hardware and Software Combined Detection of System-Level ESD-Induced Soft Failures
Vora, Sandeep
Jiang, Rui
Vijayaraj, Prajwal Mysore
Feng, Keven
Xiu, Yang
Vasudevan, Shobha
Rosenbaum, Elyse
2018 40TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2018,
[14] ARCHITECTURAL MODELS ARE KEY TO SYSTEM-LEVEL DESIGN
JAIN, PP
ELECTRONIC DESIGN, 1991, 39 (06) : 57 - &
[15] System-level performance metrics for multiprogram workloads
Eyerman, Stijn
Eeckhout, Lieven
IEEE MICRO, 2008, 28 (03) : 42 - 53
[16] System-level design for partially reconfigurable hardware
Qu, Yang
Tiensyrja, Kari
Soininen, Juha-Pekka
Nurmi, Jari
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 2738 - +
[17] HARDWARE MODELS - THE WHEELS OF SYSTEM-LEVEL SIMULATION
WIDDOES, LC
COMPUTER DESIGN, 1989, 28 (15): : 81 - 81
[18] A system-level approach to hardware reconfigurable systems
Haubelt, Christian
Otto, Stephan
Grabbe, Cornelia
Teich, Juergen
ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 298 - 301
[19] System-level software opens doors
Lipman, J
EDN, 1999, 44 (17) : 26 - 26
[20] Integration of reconfigurable hardware into system-level design
Buchenrieder, K
Nageldinger, U
Pyttel, A
Sedlmeier, A
FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 987 - 996

← 1 2 3 4 5 →