System-level metrics for hardware/software architectural mapping

被引：0

作者：

Ferrandi, F ^{[1
]}

Lanzi, P ^{[1
]}

Sciuto, D ^{[1
]}

Tanelli, M ^{[1
]}

机构：

[1] Politecn Milan, Dip Electtron & Informaz, I-20133 Milan, Italy

来源：

DELTA 2004: SECOND IEEE INTERNATIONAL WORKSHOP ON ELECTRONIC DESIGN, TEST APPLICATIONS, PROCEEDINGS | 2004年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The current trend in Embedded Systems (ES) design is moving towards the integration of increasingly complex applications on a single chip, while having to meet strict market demands which force to face always shortening design times. In general, the ideal design methodology shall support the exploration of the highest possible number of alternatives (in terms of HW-SW architectures) starting in the early design stages as this will prevent costly correction efforts in the deployment phase. The present paper will propose a new methodology for tackling the design exploration problem, with the aim of providing a solution in terms of optimal partitioning with respect of the overall system performance.

引用

页码：231 / 236

页数：6

共 50 条

[31] System-level WSN application software test using multi-platform hardware abstraction layers
Koberstein, Jochen
Luttenberger, Norbert
MOBILE AD-HOC AND SENSOR NETWORKS, PROCEEDINGS, 2006, 4325 : 835 - +
[32] System-level simulation, emulation and debugging technology for processor - new methodology based on hardware/software codesign
Cui, G.Z.
Cheng, X.
Tong, D.
Liu, Q.
Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2001, 38 (03):
[33] A System-Level Platform with SoC-FPGA for RISC-V Hardware-Software Integration
Qi L.
Chang Y.
Chen Y.
Zhang X.
Chen M.
Bao Y.
Zhang K.
Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2023, 60 (06): : 1204 - 1215
[34] System C-based Co-Simulation/Analysis for System-Level Hardware/Software Co-Design*
Muttillo, Vittoriano
Pomante, Luigi
Santic, Marco
Valente, Giacomo
COMPUTERS & ELECTRICAL ENGINEERING, 2023, 110
[35] System-Level Framework for Logic Obfuscation with Quantified Metrics for Evaluation
Menon, Vivek V.
Kolhe, Gaurav
Schmidt, Andrew
Monson, Joshua
French, Matthew
Hu, Yinghua
Beerel, Peter A.
Nuzzo, Pierluigi
2019 IEEE SECURE DEVELOPMENT (SECDEV 2019), 2019, : 89 - 100
[36] System-level hardware failure prediction using deep learning
Sun, Xiaoyi
Chakrabarty, Krishnendu
Huang, Ruirui
Chen, Yiquan
Zhao, Bing
Cao, Hai
Han, Yinhe
Liang, Xiaoyao
Jiang, Li
PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,
[37] An efficient hardware design approach from system-level specification
Sheu, MH
Shieh, MD
Liu, SW
Dou, C
40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 1213 - 1216
[38] FPGA HARDWARE DESIGN, SIMULATION AND SYNTHESIS FOR A INDEPENDENT COMPONENT ANALYSIS ALGORITHM USING SYSTEM-LEVEL DESIGN SOFTWARE
Oliveira da Silva, Alan Paulo
Guimaraes Guerreiro, Ana Maria
Doria Neto, Adriao Duarte
IMCIC 2010: INTERNATIONAL MULTI-CONFERENCE ON COMPLEXITY, INFORMATICS AND CYBERNETICS, VOL II, 2010, : 202 - 207
[39] Embedded software development in a system-level design flow
Schirner, Gunar
Sachdeva, Gautam
Gerstlauer, Andreas
Domer, Rainer
EMBEDDED SYSTEM DESIGN: TOPICS, TECHNIQUES AND TRENDS, 2007, 231 : 289 - +
[40] Can UML be a system-level language for embedded software?
Fernandes, JM
Machado, RJ
DESIGN AND ANALYSIS OF DISTRIBUTED EMBEDDED SYSTEMS, 2002, 91 : 1 - 10

← 1 2 3 4 5 →