共 50 条
- [2] System-level communication synthesis approach for hardware/software systems Microprocessors Microsyst, 3 (149-157):
- [3] Aspects of system modelling in Hardware/Software partitioning SEVENTH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 1996, : 18 - 23
- [4] System level software/hardware partitioning by genetic algorithm Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2002, 14 (08): : 731 - 734
- [6] Transaction level modelling of reconfigurable SOC: Hardware/Software task scheduling International Conference on Computing, Communications and Control Technologies, Vol 4, Proceedings, 2004, : 113 - 117
- [7] Timing specification in Transaction Level Modeling of hardware/software systems 2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 210 - +
- [9] System level hardware-software design exploration with XCS GENETIC AND EVOLUTIONARY COMPUTATION GECCO 2004 , PT 2, PROCEEDINGS, 2004, 3103 : 763 - 773
- [10] System-level middleware for embedded hardware and software communication PROCEEDINGS OF THE FIFTH WORKSHOP ON INTELLIGENT SOLUTIONS IN EMBEDDED SYSTEMS, 2007, : 131 - 142