System level modelling for hardware/software systems

被引:0
|
作者
Voeten, JPM [1 ]
van der Putten, PHA [1 ]
Geilen, MCW [1 ]
Stevens, MPJ [1 ]
机构
[1] Eindhoven Univ Technol, Fac Elect Engn, Sect Informat & Commun Syst, NL-5600 MB Eindhoven, Netherlands
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Industry is facing a crisis in the design of complete hardware/software systems. Due to the increasing complexity, the gap between the generation of a product idea and the realisation of a working system is expanding rapidly To manage complexity and to shorten design cycles, industry is forced to look at system level languages towards specification and design. In this paper we report on the system level modelling language called POOSL. The language is very expressive and is able to model dynamic hard realtime behaviour as well as static (architecture and topology) structure in an object-oriented fashion. The language integrates a process pal?, based on the process algebra CCS, with a data part, based on the concepts of traditional object-oriented programming languages. Unlike many modelling languages today, POOSL is equipped with a complete mathematical semantics. Currently a number of automated software tools (model editing, simulator and compiler tools) are available. It will be shown how the language and tools allow the estimation of a performance parameter of a datalink protocol.
引用
收藏
页码:154 / 161
页数:2
相关论文
共 50 条
  • [1] A system-level communication synthesis approach for hardware/software systems
    BenIsmail, T
    Daveau, JM
    OBrien, K
    Jerraya, AA
    MICROPROCESSORS AND MICROSYSTEMS, 1996, 20 (03) : 149 - 157
  • [2] System-level communication synthesis approach for hardware/software systems
    TIMA/INPG Lab, Grenoble, France
    Microprocessors Microsyst, 3 (149-157):
  • [3] Aspects of system modelling in Hardware/Software partitioning
    Knudsen, PV
    Madsen, J
    SEVENTH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 1996, : 18 - 23
  • [4] System level software/hardware partitioning by genetic algorithm
    Zheng, Yun
    Huang, Guoyong
    Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2002, 14 (08): : 731 - 734
  • [5] Dive into system-level hardware/software codesign
    Park, D
    Subramanian, R
    ELECTRONIC DESIGN, 1998, 46 (15) : 96 - 98
  • [6] Transaction level modelling of reconfigurable SOC: Hardware/Software task scheduling
    Rabah, H
    Sallak, M
    Berviller, Y
    Tanougast, C
    Weber, S
    International Conference on Computing, Communications and Control Technologies, Vol 4, Proceedings, 2004, : 113 - 117
  • [7] Timing specification in Transaction Level Modeling of hardware/software systems
    Tsikhanovich, A.
    Aboulhamidl, E. M.
    Bois, G.
    2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 210 - +
  • [8] Software hardware systems - Objects in algebraic programming system
    Letichevskii, AA
    Marinchenko, VG
    CYBERNETICS AND SYSTEMS ANALYSIS, 1997, 33 (02) : 283 - 299
  • [9] System level hardware-software design exploration with XCS
    Ferrandi, F
    Lanzi, PL
    Sciuto, D
    GENETIC AND EVOLUTIONARY COMPUTATION GECCO 2004 , PT 2, PROCEEDINGS, 2004, 3103 : 763 - 773
  • [10] System-level middleware for embedded hardware and software communication
    Rincon, Fernando
    Barba, Jesus
    Moya, Francisco
    Villanueva, Felix J.
    Villa, David
    Dondo, Julio
    Carlos Lopez, Juan
    PROCEEDINGS OF THE FIFTH WORKSHOP ON INTELLIGENT SOLUTIONS IN EMBEDDED SYSTEMS, 2007, : 131 - 142