3-D effect of cell designs on the breakdown voltage of power SOI-LDMOS

被引：6
|
作者：
Suzuki, Y [1 ]
Kishida, T [1 ]
Takano, H [1 ]
Shirai, Y [1 ]
Suzumura, M [1 ]
机构：
[1] MATSUSHITA ELECT WORKS INC,CENT RES LAB,KADOMA,OSAKA 571,JAPAN
来源：
1996 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS | 1996年
关键词：
D O I：
10.1109/SOI.1996.552530
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：134 / 135
页数：2
相关论文
共 50 条
  • [1] An embedded β-Ga2O3 layer in a SOI-LDMOS to improve breakdown voltage
    Farshad Gholipour
    Ali A. Orouji
    Dariush Madadi
    Journal of Computational Electronics, 2022, 21 : 206 - 213
  • [2] An embedded β-Ga2O3 layer in a SOI-LDMOS to improve breakdown voltage
    Gholipour, Farshad
    Orouji, Ali A.
    Madadi, Dariush
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2022, 21 (01) : 206 - 213
  • [3] Analytical breakdown voltage model for a partial SOI-LDMOS transistor with a buried oxide step structure
    Jagamohan Sahoo
    Rajat Mahapatra
    Journal of Computational Electronics, 2021, 20 : 1711 - 1720
  • [4] Analytical breakdown voltage model for a partial SOI-LDMOS transistor with a buried oxide step structure
    Sahoo, Jagamohan
    Mahapatra, Rajat
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2021, 20 (05) : 1711 - 1720
  • [5] A novel SOI-LDMOS with field plate auxiliary doping layer that has improved breakdown voltage
    Xiang, Zhenyu
    Lin, Yonghui
    Zhang, Chunwei
    Guo, Haijun
    Li, Yang
    Yue, Wenjing
    Gao, Song
    Kan, Hao
    SOLID-STATE ELECTRONICS, 2022, 189
  • [6] Dimension Effect on Breakdown Voltage of Partial SOI LDMOS
    Hu, Yue
    Liu, Huazhen
    Xu, Qianqian
    Wang, Luwen
    Wang, Jing
    Chen, Shichang
    Zhao, Peng
    Wang, Ying
    Wang, Gaofeng
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2017, 5 (03): : 157 - 163
  • [7] 3-D analytical model of the high-voltage interconnection effect for SOI LDMOS
    Du, Ling
    Guo, Yu-Feng
    Zhang, Jun
    Yao, Jia-Fei
    Liu, Jian-Hua
    Huang, Chen-Yang
    Li, Man
    SUPERLATTICES AND MICROSTRUCTURES, 2021, 160
  • [8] Highly Heat-Dissipating and High-voltage SOI-LDMOS Power Device
    Yang, Xiaoming
    Cai, Yu
    Li, Tianqian
    ADVANCES IN POWER AND ELECTRICAL ENGINEERING, PTS 1 AND 2, 2013, 614-615 : 1574 - +
  • [9] Effect of SOI LDMOS epitaxial layer thickness on breakdown voltage
    Wu, Cheng-Yen
    You, Hsin-Chiang
    2018 INTERNATIONAL SYMPOSIUM ON COMPUTER, CONSUMER AND CONTROL (IS3C 2018), 2018, : 80 - 83
  • [10] Effect of Charge Partitioning on IM3 Prediction in SOI-LDMOS Transistors
    Gupta, Shubham
    Nikhil, KrishnanNadar Savithry
    DasGupta, Nandita
    DasGupta, Amitava
    Chakravorty, Anjan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (02) : 606 - 613
12345