3-D effect of cell designs on the breakdown voltage of power SOI-LDMOS

被引：6
|
作者：
Suzuki, Y [1 ]
Kishida, T [1 ]
Takano, H [1 ]
Shirai, Y [1 ]
Suzumura, M [1 ]
机构：
[1] MATSUSHITA ELECT WORKS INC,CENT RES LAB,KADOMA,OSAKA 571,JAPAN
来源：
1996 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS | 1996年
关键词：
D O I：
10.1109/SOI.1996.552530
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：134 / 135
页数：2
相关论文
共 50 条
  • [21] Experimental and theoretical study of an improved breakdown voltage SOI LDMOS with a reduced cell pitch
    Luo Xiaorong
    Wang Xiaowei
    Hu Gangyi
    Fan Yuanhang
    Zhou Kun
    Luo Yinchun
    Fan Ye
    Zhang Zhengyuan
    Mei Yong
    Zhang Bo
    JOURNAL OF SEMICONDUCTORS, 2014, 35 (02)
  • [22] Experimental and theoretical study of an improved breakdown voltage SOI LDMOS with a reduced cell pitch
    罗小蓉
    王骁玮
    胡刚毅
    范远航
    周坤
    罗尹春
    范叶
    张正元
    梅勇
    张波
    Journal of Semiconductors, 2014, 35 (02) : 61 - 65
  • [23] Temperature Dependencies of the Breakdown Voltage of a High-Voltage SOI LDMOS Transistor
    Novoselov, A.S.
    Gusev, M.R.
    Masal’skii, N.V.
    Russian Microelectronics, 2024, 53 (05) : 456 - 463
  • [24] The research on breakdown voltage of high voltage SOI LDMOS devices with shielding trench
    Liu, QY
    Li, ZJ
    Zhang, B
    Fang, J
    SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 159 - 161
  • [25] Investigation of SOI-LDMOS for RF-Power Applications Using Computational Load Pull
    Bengtsson, Olof
    Vestling, Lars
    Olsson, Jorgen
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (03) : 505 - 511
  • [26] The Best Control of Parasitic BJT Effect in SOI-LDMOS With SiGe Window Under Channel
    Orouji, Ali A.
    Mehrad, Mahsa
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (02) : 419 - 425
  • [27] A 3.2-3.6GHz SOI-LDMOS Dual-Input Doherty Power Amplifier
    Boutayeb, Saad
    Serhan, Ayssar
    Reynier, Pascal
    Parat, Damien
    Divay, Alexis
    Arnould, Jean-Daniel
    Lauga-Larroze, Estelle
    Giry, Alexandre
    2019 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2019,
  • [28] An analytical model for breakdown voltage of surface implanted SOI RESURF LDMOS
    Chung, SK
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (05) : 1006 - 1009
  • [29] Duration of the high breakdown voltage phase in deep depletion SOI LDMOS
    Napoli, Ettore
    IEEE ELECTRON DEVICE LETTERS, 2007, 28 (08) : 753 - 755
  • [30] Thin-film LDMOS on partial SOI with improved breakdown voltage and suppressed kink effect
    Hu, Yue
    Wang, Gaofeng
    Chang, Sheng
    Wang, Hao
    Huang, Qijun
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2014, 101 (01) : 37 - 49
12345