3-D effect of cell designs on the breakdown voltage of power SOI-LDMOS

被引：6
|
作者：
Suzuki, Y [1 ]
Kishida, T [1 ]
Takano, H [1 ]
Shirai, Y [1 ]
Suzumura, M [1 ]
机构：
[1] MATSUSHITA ELECT WORKS INC,CENT RES LAB,KADOMA,OSAKA 571,JAPAN
来源：
1996 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS | 1996年
关键词：
D O I：
10.1109/SOI.1996.552530
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：134 / 135
页数：2
相关论文
共 50 条
  • [41] High-Voltage 3-D Partial SOI Technology Platform for Power Integrated Circuits
    Antoniou, Marina
    Udrea, Florin
    Tee, Elizabeth Kho Ching
    Hoelke, Alex
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (06) : 3296 - 3301
  • [42] Analytical models for the electric field distributions and breakdown voltage of Triple RESURF SOI LDMOS
    Hu, Xiarong
    Zhang, Bo
    Luo, Xiaorong
    Li, Zhaoji
    SOLID-STATE ELECTRONICS, 2012, 69 : 89 - 93
  • [43] Analysis of the back gate effect on the breakdown behaviour of SOI LDMOS transistors
    Schwantes, S
    Florian, T
    Graf, M
    Dietz, F
    Dudek, V
    ESSDERC 2004: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2004, : 253 - 256
  • [44] SOI-LDMOS Transistors With Optimized Partial n+ Buried Layer for Improved Performance Power Amplifier Applications
    Nikhil, KrishnanNadar Savithry
    DasGupta, Nandita
    DasGupta, Amitava
    Chakravorty, Anjan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (11) : 4931 - 4937
  • [45] A new analytical model for the surface electric field distribution and breakdown voltage of the SOI trench LDMOS
    Hu, Xia-Rong
    Zhang, Bo
    Luo, Xiao-Rong
    Wang, Yuan-Gang
    Lei, Tian-Fei
    Li, Zhao-Ji
    CHINESE PHYSICS B, 2012, 21 (07)
  • [46] Breakdown characteristics of SOI LDMOS high voltage devices with variable low k dielectric laye
    IC Design Center, University of Electronic Science and Technology, Chengdu 610054, China
    Pan Tao Ti Hsueh Pao, 2006, 5 (881-885):
  • [47] A new analytical model for the surface electric field distribution and breakdown voltage of the SOI trench LDMOS
    胡夏融
    张波
    罗小蓉
    王元刚
    雷天飞
    李肇基
    Chinese Physics B, 2012, 21 (07) : 596 - 599
  • [48] Non-depletion floating layer in SOI LDMOS for enhancing breakdown voltage and eliminating back-gate bias effect
    郑直
    李威
    李平
    Chinese Physics B, 2013, 22 (04) : 471 - 475
  • [49] Non-depletion floating layer in SOI LDMOS for enhancing breakdown voltage and eliminating back-gate bias effect
    Zheng Zhi
    Li Wei
    Li Ping
    CHINESE PHYSICS B, 2013, 22 (04)
  • [50] Study of ultra-low specific on-resistance and high breakdown voltage SOI LDMOS based on electron accumulation effect
    Lyu, Haitao
    Dai, Hongli
    Wang, Luoxin
    Hu, Hongchao
    Xue, Yuming
    Qian, Tu
    ENGINEERING RESEARCH EXPRESS, 2023, 5 (03):
12345