A novel pseudo tri-gate vertical MOSFET with source/drain tie

被引:0
|
作者
Lin, Jyi-Tsong [1 ]
Tsai, Ying-Chieh [1 ]
Eng, Yi-Chuen [1 ]
Kang, Shiang-Shi [1 ]
Tseng, Yi-Ming [1 ]
Tseng, Hung-Jen [1 ]
Lin, Po-Hsieh [1 ]
机构
[1] Natl Sun Yat Sen Univ, Dept Elect Engn, Kaohsiung 80424, Taiwan
来源
IPFA 2008: PROCEEDINGS OF THE 15TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS | 2008年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper investigates the device behaviours of a pseudo tri-gate ultra-thin-channel vertical MOSFET with source/drain tie. For comparison two transistors are designed. According to the 2D simulation, our proposed structure can effectively enhance the drain current and the thermal stability, mainly due to the ultrathin channel (Tsi = 10 nm). The fabricated device have very low subthreshold swing near 60 mV/dec with channel length 40 nm to 90 nm and excellent GM of 4 mS/mu m with channel length 35 nm owing to its unique features, when compared to its counterpart Also, the respective discontinuous buried oxide under the channel and the source/drain regions can construct a natural source/drain tie to overcome short-channel effects and self-heating effects as well.
引用
收藏
页码:185 / 188
页数:4
相关论文
共 50 条
  • [21] EFFECTS OF THE GATE-TO-DRAIN SOURCE OVERLAP ON MOSFET CHARACTERISTICS
    CHAN, TY
    WU, AT
    KO, PK
    HU, CM
    IEEE ELECTRON DEVICE LETTERS, 1987, 8 (07) : 326 - 328
  • [22] A NOVEL ELEVATED MOSFET SOURCE DRAIN STRUCTURE
    ORLOWSKI, M
    MAZURE, C
    NOELL, M
    IEEE ELECTRON DEVICE LETTERS, 1991, 12 (11) : 593 - 595
  • [23] Stress-Induced Variability Studies in Tri-Gate FinFETs with Source/Drain Stressor at 7nm Technology Nodes
    Dash, T. P.
    Jena, J.
    Mohapatra, E.
    Dey, S.
    Das, S.
    Maiti, C. K.
    JOURNAL OF ELECTRONIC MATERIALS, 2019, 48 (08) : 5348 - 5362
  • [24] Analysis of a novel elevated source drain MOSFET with-induced gate-induced drain-leakage current
    Kim, KW
    Choi, CS
    Choi, WY
    2000 IEEE HONG KONG ELECTRON DEVICES MEETING, PROCEEDINGS, 2000, : 36 - 39
  • [25] A FinFET and Tri-gate MOSFET's channel structure patterning and its influence on the device performance
    Jagar, S
    Singh, N
    Mehta, SS
    Agrawal, N
    Samudra, G
    Balasubramanian, N
    THIN SOLID FILMS, 2004, 462 : 1 - 5
  • [26] Impact of source/drain tie on a 30 nm bottom gate MOSFETs
    Lin, Jyi-Tsong
    Lin, Jeng-Da
    Shiang-Shi, Kang
    Huang, Hau-Yuan
    Kao, Kung-Kai
    Eng, Yi-Chuen
    EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 585 - 588
  • [27] Analysis of Parasitic Capacitance and Performance in Gate-All-Around and Tri-Gate Channel Vertical FET
    Seo, Youngsoo
    Kang, Myounggon
    Shin, Hyungcheol
    2017 SILICON NANOELECTRONICS WORKSHOP (SNW), 2017, : 63 - 64
  • [28] Performance Analysis of a Front High-K Gate Stack Dual-Material Tri-gate SON MOSFET
    Banerjee, Pritha
    Sarkar, Anup
    Dash, Dinesh Kumar
    Sarkar, Subir Kumar
    ADVANCES IN COMMUNICATION, DEVICES AND NETWORKING, 2018, 462 : 69 - 77
  • [29] Short-Channel Performance and Mobility Analysis of ⟨110⟩- and ⟨100⟩-Oriented Tri-Gate Nanowire MOSFETs with Raised Source/Drain Extensions
    Saitoh, M.
    Nakabayashi, Y.
    Itokawa, H.
    Murano, M.
    Mizushima, I.
    Uchida, K.
    Numata, T.
    2010 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2010, : 169 - +
  • [30] Characteristics of MOSFET with non-overlapped source-drain to gate
    Lee, H
    Chang, SI
    Lee, J
    Shin, H
    IEICE TRANSACTIONS ON ELECTRONICS, 2002, E85C (05) : 1079 - 1085