A novel pseudo tri-gate vertical MOSFET with source/drain tie

被引:0
|
作者
Lin, Jyi-Tsong [1 ]
Tsai, Ying-Chieh [1 ]
Eng, Yi-Chuen [1 ]
Kang, Shiang-Shi [1 ]
Tseng, Yi-Ming [1 ]
Tseng, Hung-Jen [1 ]
Lin, Po-Hsieh [1 ]
机构
[1] Natl Sun Yat Sen Univ, Dept Elect Engn, Kaohsiung 80424, Taiwan
来源
IPFA 2008: PROCEEDINGS OF THE 15TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS | 2008年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper investigates the device behaviours of a pseudo tri-gate ultra-thin-channel vertical MOSFET with source/drain tie. For comparison two transistors are designed. According to the 2D simulation, our proposed structure can effectively enhance the drain current and the thermal stability, mainly due to the ultrathin channel (Tsi = 10 nm). The fabricated device have very low subthreshold swing near 60 mV/dec with channel length 40 nm to 90 nm and excellent GM of 4 mS/mu m with channel length 35 nm owing to its unique features, when compared to its counterpart Also, the respective discontinuous buried oxide under the channel and the source/drain regions can construct a natural source/drain tie to overcome short-channel effects and self-heating effects as well.
引用
收藏
页码:185 / 188
页数:4
相关论文
共 50 条
  • [31] Novel dual bit tri-gate charge trapping memory devices
    Specht, M
    Kömmling, R
    Hofmann, F
    Klandzievski, V
    Dreeskornfeld, L
    Weber, W
    Kretz, J
    Landgraf, E
    Schulz, T
    Hartwich, J
    Rösner, W
    Städele, M
    Luyken, RJ
    Reisinger, H
    Graham, A
    Hartmann, E
    Risch, L
    IEEE ELECTRON DEVICE LETTERS, 2004, 25 (12) : 810 - 812
  • [32] Influence of halo and source/drain implant variations on the drive current in p-channel vertical double gate MOSFET
    Kaharudin, K. E.
    Salehuddin, F.
    Zain, A. S. M.
    Aziz, M. N. I. A.
    PROCEEDINGS OF MECHANICAL ENGINEERING RESEARCH DAY 2016, 2016, : 33 - 34
  • [33] P-channel tri-gate FinFETs featuring Ni1-yPtySiGe source/drain contacts for enhanced drive current performance
    Lee, Rinus Tek-Po
    Tan, Kian-Ming
    Lim, Andy Eu-Jin
    Liow, Tsung-Yang
    Samudra, Ganesh S.
    Chi, Dong-Zhi
    Yeo, Yee-Chia
    IEEE ELECTRON DEVICE LETTERS, 2008, 29 (05) : 438 - 441
  • [34] Simulation of the vertical MOSFET with electrically variable source-drain junctions
    Horin, I. A.
    Orlikovsky, A. A.
    Rogozhin, A. E.
    Vasiliev, A. G.
    MICRO- AND NANOELECTRONICS 2005, 2006, 6260
  • [35] Analytical subthreshold current model of the dual-material tri-gate (DMTG) MOSFET and its application for subthreshold logic gate
    Liu, Wentao
    Chiang, Te-Kuang
    Yan, Yan
    Liou, Juin J.
    ENGINEERING RESEARCH EXPRESS, 2022, 4 (04):
  • [36] Novel Charge Pumping Method Applied to Tri-Gate MOSFETs for Reliability Characterization
    Bittel, B.
    Novak, S.
    Ramey, S.
    Padiyar, S.
    Ryan, J. T.
    Campbell, J. P.
    Cheung, K. P.
    2015 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP (IIRW), 2015, : 69 - 72
  • [37] Gate leakage behavior of source/drain-to-gate non-overlapped MOSFET structure
    Ashwani K. Rana
    Narottam Chand
    Vinod Kapoor
    Journal of Computational Electronics, 2011, 10 : 222 - 228
  • [38] Gate leakage behavior of source/drain-to-gate non-overlapped MOSFET structure
    Rana, Ashwani K.
    Chand, Narottam
    Kapoor, Vinod
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2011, 10 (1-2) : 222 - 228
  • [39] Threshold voltage model of a double-gate MOSFET with Schottky source and drain
    Xu, Bojuan
    Du, Gang
    Xia, Zhiliang
    Zeng, Lang
    Han, Ruqi
    Liu, Xiaoyan
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2007, 28 (08): : 1179 - 1183
  • [40] Source/drain-tied bottom gate MOSFET for device reliability improvement
    Lin, Jeng-Da
    Lin, Jyi-Tsong
    Lin, Po-Hsieh
    Kao, Kung-Kai
    Kang, Shiang-Shi
    Eng, Yi-Chuen
    Tseng, Yi-Ming
    2008 26TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2008, : 499 - 501