Distance transform algorithm for bit-serial SIMD architectures

被引:4
|
作者
Takala, JH [1 ]
Viitanen, JO
机构
[1] Tampere Univ Technol, Signal Proc Lab, FIN-33101 Tampere, Finland
[2] VTT Automat, Tampere, Finland
关键词
D O I
10.1006/cviu.1999.0756
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
A distance transform converts a binary image consisting of foreground (feature) and background (nonfeature) elements into a gray level image, where each element contains the distance from the corresponding element to the nearest foreground element. The calculation of exact Euclidean distance transform is a computationally intensive task and, therefore, approximations are often utilized. These algorithms are typically iterative or require several passes to complete the transform. In this paper, a novel parallel single-pass algorithm for the calculation of constrained distance transform is presented. The algorithm can be implemented by utilizing only bit-wise logical operations; thus, it is well suited for low-cost bit-serial SIMD architectures or conventional uniprocessors with a large word width, where the SIMD operation is emulated. Implementations on a parallel SIMD architecture and a sequential architecture are described. Comparisons are provided, showing results of the implementations of the presented algorithm, a sequential local algorithm utilizing integer approximated distances and an algorithm utilizing exact Euclidean distances. (C) 1999 Academic Press.
引用
收藏
页码:150 / 161
页数:12
相关论文
共 50 条
  • [21] BIT-SERIAL MODULAR MULTIPLIER
    TOMLINSON, A
    ELECTRONICS LETTERS, 1989, 25 (24) : 1664 - 1664
  • [22] A comparison of bit-serial and multi-bit processor elements in a real-time signal processing SIMD architecture
    Astrom, A
    Hall, M
    Edman, A
    3RD INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING, PROCEEDINGS, 1996, : 245 - 250
  • [23] Additive bit-serial algorithm for discrete algorithm modulo 2k
    Fit-Florea, A
    Matula, DW
    Thornton, MA
    ELECTRONICS LETTERS, 2005, 41 (02) : 57 - 59
  • [24] BIT-SERIAL VLSI ARCHITECTURE FOR THE 2-D DISCRETE COSINE TRANSFORM
    TATSAKI, A
    GOUTIS, C
    MICROPROCESSING AND MICROPROGRAMMING, 1994, 40 (10-12): : 829 - 832
  • [25] A COMPARISON OF BIT-SERIAL AND BIT PARALLEL DCT DESIGNS
    CROOK, D
    FULCHER, J
    VLSI DESIGN, 1995, 3 (01) : 59 - 65
  • [26] Non-synchronous control of bit-serial video signal processor array architectures
    Riocreux, PA
    Yates, RB
    INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, PROCEEDINGS - VOL II, 1996, : 165 - 168
  • [27] Network Pruning for Bit-Serial Accelerators
    Zhao, Xiandong
    Wang, Ying
    Liu, Cheng
    Shi, Cong
    Tu, Kaijie
    Zhang, Lei
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (05) : 1597 - 1609
  • [28] BUILDING CIRCUITS WITH BIT-SERIAL ARCHITECTURE
    SMITH, K
    ELECTRONICS-US, 1982, 55 (15): : 70 - 70
  • [29] BIT-SERIAL ARCHITECTURE FOR OPTICAL COMPUTING
    HEURING, VP
    JORDAN, HF
    PRATT, JP
    APPLIED OPTICS, 1992, 31 (17): : 3213 - 3224
  • [30] On implementation of fast, bit-serial loops
    Vesterbacka, M
    Palmkvist, K
    Manhammar, L
    PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 190 - 193