Distance transform algorithm for bit-serial SIMD architectures

被引:4
|
作者
Takala, JH [1 ]
Viitanen, JO
机构
[1] Tampere Univ Technol, Signal Proc Lab, FIN-33101 Tampere, Finland
[2] VTT Automat, Tampere, Finland
关键词
D O I
10.1006/cviu.1999.0756
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
A distance transform converts a binary image consisting of foreground (feature) and background (nonfeature) elements into a gray level image, where each element contains the distance from the corresponding element to the nearest foreground element. The calculation of exact Euclidean distance transform is a computationally intensive task and, therefore, approximations are often utilized. These algorithms are typically iterative or require several passes to complete the transform. In this paper, a novel parallel single-pass algorithm for the calculation of constrained distance transform is presented. The algorithm can be implemented by utilizing only bit-wise logical operations; thus, it is well suited for low-cost bit-serial SIMD architectures or conventional uniprocessors with a large word width, where the SIMD operation is emulated. Implementations on a parallel SIMD architecture and a sequential architecture are described. Comparisons are provided, showing results of the implementations of the presented algorithm, a sequential local algorithm utilizing integer approximated distances and an algorithm utilizing exact Euclidean distances. (C) 1999 Academic Press.
引用
收藏
页码:150 / 161
页数:12
相关论文
共 50 条
  • [31] BIT-SERIAL PARALLEL PROCESSING SYSTEMS
    BATCHER, KE
    IEEE TRANSACTIONS ON COMPUTERS, 1982, 31 (05) : 377 - 384
  • [32] Long number bit-serial squarers
    Chaniotakis, E
    Kalivas, P
    Pekmestzi, KZ
    17th IEEE Symposium on Computer Arithmetic, Proceedings, 2005, : 29 - 36
  • [33] BIT-SERIAL DEVICE FOR MAXIMIZATION AND SORTING
    YUEN, CK
    PROCEEDINGS OF THE IEEE, 1980, 68 (02) : 296 - 297
  • [34] Family of folded bit-serial multipliers
    Ciric, VM
    Milentijevic, IZ
    Vojinovic, OM
    Tokic, TI
    TELSIKS 2003: 6TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS IN MODERN SATELLITE, CABLE AND BROADCASTING SERVICE, VOLS 1 AND 2, PROCEEDINGS OF PAPERS, 2003, : 614 - 617
  • [35] Bi-layer systolic architecture for bit-serial implementation of discrete wavelet transform
    Mohanty, Basant K.
    Meher, Pramod K.
    2006 10TH IEEE SINGAPORE INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS, VOLS 1 AND 2, 2006, : 156 - +
  • [36] Efficient computation schemes and bit-serial architectures for normalized LMS adaptive filtering in audio applications
    Chi, HF
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL III: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 666 - 669
  • [37] A HYPERCONCENTRATOR SWITCH FOR ROUTING BIT-SERIAL MESSAGES
    CORMEN, TH
    LEISERSON, CE
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1990, 10 (03) : 193 - 204
  • [38] The asynchronous counterflow pipeline bit-serial multiplier
    Tosic, MB
    Stojcev, MK
    Maksimovic, DM
    Djordjevic, GL
    JOURNAL OF SYSTEMS ARCHITECTURE, 1998, 44 (12) : 985 - 1004
  • [39] BitPruner: Network Pruning for Bit-serial Accelerators
    Zhao, Xiandong
    Wang, Ying
    Liu, Cheng
    Shi, Cong
    Tu, Kaijie
    Zhang, Lei
    PROCEEDINGS OF THE 2020 57TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2020,
  • [40] FAST ALGORITHMS FOR BIT-SERIAL ROUTING ON A HYPERCUBE
    AIELLO, WA
    LEIGHTON, FT
    MAGGS, BM
    NEWMAN, M
    MATHEMATICAL SYSTEMS THEORY, 1991, 24 (04): : 253 - 271