Additive bit-serial algorithm for discrete algorithm modulo 2k

被引：3
|
作者：
Fit-Florea, A [1 ]
Matula, DW [1 ]
Thornton, MA [1 ]
机构：
[1] So Methodist Univ, Dallas, TX 75275 USA
来源：
ELECTRONICS LETTERS | 2005年 / 41卷 / 02期
关键词：
D O I：
10.1049/el:20056993
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A novel algorithm for computing the discrete logarithm modulo 2(k) that is suitable for fast software or hardware implementation is described. The chosen preferred implementation is based on a linear-time multiplier-less method and has a critical path of less than k modulo 2(k) shift-and-add operations.
引用
收藏
页码：57 / 59
页数：3
相关论文
共 50 条
  • [1] Hardware implementation of an additive bit-serial algorithm for the discrete logarithm modulo 2k
    Li, L
    Fit-Florea, A
    Thomton, MA
    Matula, DW
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: NEW FRONTIERS IN VLSI DESIGN, 2005, : 130 - 135
  • [2] A digit-serial algorithrn for the discrete logarithm modulo 2k
    Fit-Florea, A
    Matula, DW
    15TH IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 2004, : 236 - 246
  • [3] Distance transform algorithm for bit-serial SIMD architectures
    Takala, JH
    Viitanen, JO
    COMPUTER VISION AND IMAGE UNDERSTANDING, 1999, 74 (02) : 150 - 161
  • [4] A bit-serial systolic algorithm and VLSI implementation for RSA
    Zhang, CN
    Xu, Y
    Wu, CC
    1997 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING, VOLS 1 AND 2: PACRIM 10 YEARS - 1987-1997, 1997, : 523 - 526
  • [5] Bit-serial window partitioning algorithm for stack filtering
    Savin, CE
    Ahmad, MO
    Swamy, MNS
    ELECTRONICS LETTERS, 1996, 32 (15) : 1359 - 1361
  • [6] A bit-serial implementation of the International Data Encryption Algorithm IDEA
    Leong, MP
    Cheung, OYH
    Tsoi, KH
    Leong, PHW
    2000 IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2000, : 122 - 131
  • [7] Bit-serial systolic multiplier/squarer for Montgomery's algorithm
    Lee, KJ
    Kim, KW
    Yoo, KY
    COMPUTER APPLICATIONS IN INDUSTRY AND ENGINEERING, 2001, : 70 - 73
  • [8] A bit-serial implementation of mode decision algorithm for AVC encoders
    Garstecki, Pawel
    Luczak, Adam
    Stepniewska, Marta
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 3842 - +
  • [9] BIT-SERIAL VLSI ARCHITECTURE FOR THE 2-D DISCRETE COSINE TRANSFORM
    TATSAKI, A
    GOUTIS, C
    MICROPROCESSING AND MICROPROGRAMMING, 1994, 40 (10-12): : 829 - 832
  • [10] A fast implementation algorithm and a bit-serial realization method for grayscale morphological opening and closing
    Ko, SJ
    Morales, A
    Lee, KH
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1995, 43 (12) : 3058 - 3061
12345