Distance transform algorithm for bit-serial SIMD architectures

被引:4
|
作者
Takala, JH [1 ]
Viitanen, JO
机构
[1] Tampere Univ Technol, Signal Proc Lab, FIN-33101 Tampere, Finland
[2] VTT Automat, Tampere, Finland
关键词
D O I
10.1006/cviu.1999.0756
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
A distance transform converts a binary image consisting of foreground (feature) and background (nonfeature) elements into a gray level image, where each element contains the distance from the corresponding element to the nearest foreground element. The calculation of exact Euclidean distance transform is a computationally intensive task and, therefore, approximations are often utilized. These algorithms are typically iterative or require several passes to complete the transform. In this paper, a novel parallel single-pass algorithm for the calculation of constrained distance transform is presented. The algorithm can be implemented by utilizing only bit-wise logical operations; thus, it is well suited for low-cost bit-serial SIMD architectures or conventional uniprocessors with a large word width, where the SIMD operation is emulated. Implementations on a parallel SIMD architecture and a sequential architecture are described. Comparisons are provided, showing results of the implementations of the presented algorithm, a sequential local algorithm utilizing integer approximated distances and an algorithm utilizing exact Euclidean distances. (C) 1999 Academic Press.
引用
收藏
页码:150 / 161
页数:12
相关论文
共 50 条
  • [1] SIMDRAM: A Framework for Bit-Serial SIMD Processing using DRAM
    Hajinazar, Nastaran
    Oliveira, Geraldo F.
    Gregorio, Sven
    Ferreira, Joao Dinis
    Ghiasi, Nika Mansouri
    Patel, Minesh
    Alser, Mohammed
    Ghose, Saugata
    Gomez-Luna, Juan
    Mutlu, Onur
    ASPLOS XXVI: TWENTY-SIXTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, 2021, : 329 - 345
  • [2] A Comparison of Bit-Parallel and Bit-Serial Architectures for WDM Networks
    Krishna M. Sivalingam
    Photonic Network Communication, 1999, 1 : 89 - 103
  • [3] ON A BIT-SERIAL INPUT AND BIT-SERIAL OUTPUT MULTIPLIER
    GNANASEKARAN, R
    IEEE TRANSACTIONS ON COMPUTERS, 1983, 32 (09) : 878 - 880
  • [4] A comparison of bit-parallel and bit-serial architectures for WDM networks
    Sivalingam, KM
    PHOTONIC NETWORK COMMUNICATIONS, 1999, 1 (01) : 89 - 103
  • [5] A Compact FPGA Implementation of a Bit-Serial SIMD Cellular Processor Array
    Walsh, Declan
    Dudek, Piotr
    2012 13TH INTERNATIONAL WORKSHOP ON CELLULAR NANOSCALE NETWORKS AND THEIR APPLICATIONS (CNNA), 2012,
  • [6] BIT-SERIAL SIMD ON THE CM-2 AND THE CRAY-2
    SMITLEY, D
    IOBST, K
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1991, 11 (02) : 135 - 145
  • [7] A Small GIFT-COFB: Lightweight Bit-Serial Architectures
    Caforio, Andrea
    Collins, Daniel
    Banik, Subhadeep
    Regazzoni, Francesco
    PROGRESS IN CRYPTOLOGY - AFRICACRYPT 2022, 2022, 13503 : 53 - 77
  • [8] A Quantum-Inspired Model for Bit-Serial SIMD-Parallel Computation
    Dietz, Henry
    Shafran, Aury
    Murphy, Gregory Austin
    LANGUAGES AND COMPILERS FOR PARALLEL COMPUTING, LCPC 2020, 2022, 13149 : 151 - 159
  • [9] Bit-Serial Cache: Exploiting Input Bit Vector Repetition to Accelerate Bit-Serial Inference
    Lo, Yun-Chen
    Liu, Ren-Shuo
    2023 60TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC, 2023,
  • [10] A bit-serial systolic algorithm and VLSI implementation for RSA
    Zhang, CN
    Xu, Y
    Wu, CC
    1997 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING, VOLS 1 AND 2: PACRIM 10 YEARS - 1987-1997, 1997, : 523 - 526