Additive bit-serial algorithm for discrete algorithm modulo 2k

被引：3
|
作者：
Fit-Florea, A [1 ]
Matula, DW [1 ]
Thornton, MA [1 ]
机构：
[1] So Methodist Univ, Dallas, TX 75275 USA
来源：
ELECTRONICS LETTERS | 2005年 / 41卷 / 02期
关键词：
D O I：
10.1049/el:20056993
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A novel algorithm for computing the discrete logarithm modulo 2(k) that is suitable for fast software or hardware implementation is described. The chosen preferred implementation is based on a linear-time multiplier-less method and has a critical path of less than k modulo 2(k) shift-and-add operations.
引用
收藏
页码：57 / 59
页数：3
相关论文
共 50 条
  • [21] ON BIT-SERIAL MULTIPLICATION AND DUAL BASES IN GF(2M)
    STINSON, DR
    IEEE TRANSACTIONS ON INFORMATION THEORY, 1991, 37 (06) : 1733 - 1736
  • [22] FAST ALGORITHM ANALYSIS AND BIT-SERIAL ARCHITECTURE DESIGN FOR SUB-PIXEL MOTION ESTIMATION IN H.264
    Fatemi, Mohammad Reza Hosseiny
    Ates, Hasan F.
    Salleh, Rosli
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2010, 19 (08) : 1665 - 1687
  • [23] BIT-SERIAL BERLEKAMP-LIKE MULTIPLIERS FOR GF(2(M))
    FENN, STJ
    BENAISSA, M
    TAYLOR, D
    ELECTRONICS LETTERS, 1995, 31 (22) : 1893 - 1894
  • [24] A "double-face" bit-serial architecture for the 1-D discrete wavelet transform
    Marino, F
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2000, 47 (01): : 65 - 71
  • [25] BitNN: A Bit-Serial Accelerator for K-Nearest Neighbor Search in Point Clouds
    Han, Meng
    Wang, Liang
    Xiao, Limin
    Zhang, Hao
    Cai, Tianhao
    Xu, Jiale
    Wu, Yibo
    Zhang, Chenhao
    Xu, Xiangrong
    2024 ACM/IEEE 51ST ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, ISCA 2024, 2024, : 1278 - 1292
  • [26] A DUAL BASIS BIT-SERIAL SYSTOLIC MULTIPLIER FOR GF(2(M))
    FENN, STJ
    TAYLOR, D
    BENAISSA, M
    INTEGRATION-THE VLSI JOURNAL, 1995, 18 (2-3) : 139 - 149
  • [27] An area-efficient bit-serial integer and GF(2") multiplier
    Schimmler, Manfred
    Schmidt, Bertil
    Lang, Hans-Werner
    Heithecker, Sven
    MICROELECTRONIC ENGINEERING, 2007, 84 (02) : 253 - 259
  • [28] Table lookup structures for multiplicative inverses modulo 2k
    Matula, DW
    Fit-Florea, A
    Thornton, MA
    17th IEEE Symposium on Computer Arithmetic, Proceedings, 2005, : 156 - 163
  • [29] FPGA implementation of a 3x3 window median filter based on a new efficient bit-serial sorting algorithm
    Lee, TW
    Lee, JH
    Cho, SB
    KORUS 2003: 7TH KOREA-RUSSIA INTERNATIONAL SYMPOSIUM ON SCIENCE AND TECHNOLOGY, VOL 2, PROCEEDINGS: ELECTRICAL ENGINEERING AND INFORMATION TECHNOLOGY, 2003, : 237 - 242
  • [30] Bit-serial AB2 multiplier using Modified Inner Product
    Jeon, JC
    Kim, HS
    Lee, HM
    Yoo, KY
    JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2002, 18 (04) : 507 - 518
12345