Non-synchronous control of bit-serial video signal processor array architectures

被引：0
|
作者：
Riocreux, PA [1 ]
Yates, RB [1 ]
机构：
[1] UNIV SHEFFIELD,DEPT ELECT & ELECT ENGN,ELECT SYST GRP,SHEFFIELD S1 3JD,S YORKSHIRE,ENGLAND
来源：
INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, PROCEEDINGS - VOL II | 1996年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：165 / 168
页数：4
相关论文
共 50 条
  • [1] A field programmable bit-serial digital signal processor
    Rahim, SA
    Turner, LE
    4TH IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2004, : 295 - 298
  • [2] A Compact FPGA Implementation of a Bit-Serial SIMD Cellular Processor Array
    Walsh, Declan
    Dudek, Piotr
    2012 13TH INTERNATIONAL WORKSHOP ON CELLULAR NANOSCALE NETWORKS AND THEIR APPLICATIONS (CNNA), 2012,
  • [3] Design of a bit-serial floating point unit for a fine grained parallel processor array
    Schimmler, M
    Schmidt, B
    Lang, HW
    PDPTA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS 1-4, 2003, : 255 - 261
  • [4] BIT-SERIAL PARALLEL PROCESSOR FOR LU-DECOMPOSITION.
    Shimizu, Naohiko
    Tanaka, Mamoru
    Systems, computers, controls, 1983, 14 (06): : 67 - 77
  • [5] Synthesis and optimization of a bit-serial pipeline kernel processor
    Madrenas, J
    Ruiz, G
    Moreno, JM
    Cabestany, J
    BIOLOGICAL AND ARTIFICIAL COMPUTATION: FROM NEUROSCIENCE TO TECHNOLOGY, 1997, 1240 : 801 - 810
  • [6] Design of a reconfigurable VLSI processor for robot control based on bit-serial architecture
    Department of Electrical Engineering, Hachinohe Institute of Technology, Hachinohe, 031-8501, Japan
    不详
    不详
    不详
    不详
    Syst Comput Jpn, 12 (43-51):
  • [7] Distance transform algorithm for bit-serial SIMD architectures
    Takala, JH
    Viitanen, JO
    COMPUTER VISION AND IMAGE UNDERSTANDING, 1999, 74 (02) : 150 - 161
  • [8] A Comparison of Bit-Parallel and Bit-Serial Architectures for WDM Networks
    Krishna M. Sivalingam
    Photonic Network Communication, 1999, 1 : 89 - 103
  • [9] A comparison of bit-parallel and bit-serial architectures for WDM networks
    Sivalingam, KM
    PHOTONIC NETWORK COMMUNICATIONS, 1999, 1 (01) : 89 - 103
  • [10] Invariants for distributed local control elements of a new synchronous bit-serial architecture
    Dittmann, F
    Rettberg, A
    Lehmann, T
    Zanella, MC
    DELTA 2004: SECOND IEEE INTERNATIONAL WORKSHOP ON ELECTRONIC DESIGN, TEST APPLICATIONS, PROCEEDINGS, 2004, : 245 - 250
12345