Non-synchronous control of bit-serial video signal processor array architectures

被引：0
|
作者：
Riocreux, PA [1 ]
Yates, RB [1 ]
机构：
[1] UNIV SHEFFIELD,DEPT ELECT & ELECT ENGN,ELECT SYST GRP,SHEFFIELD S1 3JD,S YORKSHIRE,ENGLAND
来源：
INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, PROCEEDINGS - VOL II | 1996年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：165 / 168
页数：4
相关论文
共 50 条
  • [31] Non-Synchronous Measurements of a Microphone Array at Coprime Positions
    Chu, Ning
    Liu, Qin
    Yu, Liang
    Ning, Yue
    Hou, Peng
    IEEE SIGNAL PROCESSING LETTERS, 2021, 28 : 1420 - 1424
  • [32] A Bit-Serial Variable-Accuracy FFT Processor For Energy-Harvesting Systems
    Lu, Yue
    Kazmierski, Tom J.
    Liu, Lianxi
    2018 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2018), 2018, : 299 - 304
  • [33] A BIT-SERIAL VLSI ARRAY-PROCESSING CHIP FOR IMAGE-PROCESSING
    HEATON, R
    BLEVINS, D
    DAVIS, E
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (02) : 364 - 368
  • [34] A CAD tool for the optimization of video signal processor architectures
    Kropp, H
    Schwiegershausen, M
    Pirsch, P
    1996 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, CONFERENCE PROCEEDINGS, VOLS 1-6, 1996, : 1244 - 1247
  • [35] Program-counter-less bit-serial field-programmable VLSI processor with mesh-connected cellular array structure
    Ohsawa, N
    Sakamoto, O
    Hariyama, M
    Kameyama, M
    VLSI 2004: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, 2004, : 258 - 259
  • [36] DESIGN FOR TESTABILITY AND SELF-TESTING APPROACHES FOR BIT-SERIAL SIGNAL PROCESSORS
    KANOPOULOS, N
    MITCHELL, GT
    IEEE DESIGN & TEST OF COMPUTERS, 1984, 1 (02): : 52 - 59
  • [37] Bit-level systolic array for FIR filter using AND-based Bit-serial multiplier
    Lee, JJ
    Song, GY
    IEEE TENCON 2003: CONFERENCE ON CONVERGENT TECHNOLOGIES FOR THE ASIA-PACIFIC REGION, VOLS 1-4, 2003, : 87 - 90
  • [38] Reconfigurable Hyper-Parallel Fast Fourier Transform Processor Based on Bit-Serial Computing
    Wu, Tingyong
    Wang, Yuxin
    Li, Fuqiang
    IEEE ACCESS, 2023, 11 : 74517 - 74532
  • [39] Efficient bit-serial systolic array for division over GF(2m)
    Kim, CH
    Kwon, S
    Hong, CP
    Nam, IG
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 252 - 255
  • [40] Efficient computation schemes and bit-serial architectures for normalized LMS adaptive filtering in audio applications
    Chi, HF
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL III: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 666 - 669
12345