The Study of Warpage of a Flip Chip Embedded Trace Substrate

被引：0
|
作者：
Laio, Yi-Hao [1 ]
Shih, Ming-Chang [1 ]
机构：
[1] Natl Univ Kaohsiung, Dept Elect Engn, 700 Kaohsiung Univ Rd, Kaohsiung 811, Taiwan
来源：
2016 11TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT-IAAC 2016) | 2016年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：195 / 197
页数：3
相关论文
共 50 条
  • [21] Warpage and reliability of three-dimensional multi-chip module with high density embedded substrate
    Xu, Gaowei
    Zhou, Jian
    Luo, Le
    ICEPT: 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING TECHNOLOGY, PROCEEDINGS, 2007, : 701 - 707
  • [22] Surface Roughness Metrology Study on Flip-chip Substrate
    Ong, M. C.
    Lim, S. H.
    Zhao, X. L.
    Chin, J. M.
    Wang, S. R.
    Sun, W. X.
    2011 18TH IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2011,
  • [23] A Study of Factors Affecting Process-induced Warpage Behavior of Flip Chip Package on Package
    Chen, Yi-Huang
    Tai, Ling-Ching
    Liu, Yan-Cheng
    Cheng, Hsien-Chie
    2021 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP 2021), 2021, : 105 - 106
  • [24] Study on Warpage of Flip Chip structure based on Finite Element Analysis and Machine Learning Algorithm
    Zhang, Qiwei
    Zhong, Cheng
    Rong, Sun
    2024 25TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2024,
  • [25] Low Warpage Flip-Chip Under-Fill Curing
    Hubbard, Robert Lane
    Zappella, Pierino
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (12): : 1957 - 1964
  • [26] Challenges of Flip Chip Packaging with Embedded Fine Line and Multi-layer Coreless Substrate
    Tang, Tom
    Lan, Albert
    Tsai, Jensen
    Lin, Steven
    Ho, David
    You, Jake
    2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 1219 - 1222
  • [27] Trace-in-bump for Flip Chip Applications
    Lee, Teck Kheng
    Ser, Bok Leng
    Kumar, Amit
    2017 12TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2017, : 195 - 198
  • [28] Warpage Analysis of Flip-Chip PBGA Packages Subject to Thermal Loading
    Tsai, Ming-Yi
    Chang, Hsing-Yu
    Pecht, Michael
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2009, 9 (03) : 419 - 424
  • [29] Interface Stress Analysis Based on Warpage Characterization in a Flip-Chip Package
    Zhong, Cheng
    Li, Chenglong
    Jiang, Ruoyu
    Li, Yulong
    Peng, Xu
    Lu, Jibao
    Ren, Linlin
    Sun, Rong
    2022 23RD INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2022,
  • [30] Comparison of substrate finishes for flip chip packages
    Bansal, A
    Yoon, S
    Xie, J
    Li, Y
    Mahadev, V
    55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 30 - 37
12345