Low Warpage Flip-Chip Under-Fill Curing

被引:8
|
作者
Hubbard, Robert Lane [1 ]
Zappella, Pierino [2 ,3 ]
机构
[1] Lambda Technol Inc, Morrisville, NC 27560 USA
[2] Henkel Corp, Irvine, CA 92606 USA
[3] SST Int, Downey, CA 90242 USA
关键词
Flip-chip; microwave; under-fill; warpage;
D O I
10.1109/TCPMT.2011.2134102
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Mechanical stress in flip-chip assemblies continues to be a significant problem both for the reliability of the component and for the assembly of a flat component to the next board-level assembly. This paper describes the combination of unique low-temperature multi-step curing profiles with the use of variable frequency microwaves (VFM) to produce lower warpage components both on the die side of the package as well as on the board carrier side. This lower warpage compared to standard convection cure is maintained even after three sequential lead-free solder reflow conditions. Statistical data support this improved co-planarity by Shadow Moire measurements at various stages of processing from as-received parts through prebake, cure, and three reflow cycles. Typical co-planarity improvement in the 12-65 percent range is observed and verified by confirmation sample sizes used for microwave cured parts and conventional box oven cured parts. Thinned and larger die, and reduced thickness substrate boards showed the most warpage improvement with VFM. Two under-fill chemistries show the same effect despite lower cure temperatures and faster cure cycle times. A reduction of the elastic modulus above Tg was found in the VFM step-cured samples which may account for the some of the reduction in stress of the under-filled packages.
引用
收藏
页码:1957 / 1964
页数:8
相关论文
共 50 条
  • [1] Flip-Chip Process Improvements for Low Warpage
    Hubbard, Robert L.
    Zappella, Pierino
    Zhu, Pukun
    2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 25 - 30
  • [2] Flip-Chip on Glass (FCOG) Package for Low Warpage
    McCann, Scott R.
    Sundaram, Venkatesh
    Tummala, Rao R.
    Sitaraman, Suresh K.
    2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 2189 - 2193
  • [3] A study of non-flow under-fill flip-chip bonding process for LCP based COF components
    Furuki, S
    Takahashi, H
    Hatano, C
    Yamasaki, M
    2003 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2003, 5288 : 87 - 92
  • [4] Warpage Measurement and Simulation of Flip-Chip PBGA Package under Thermal Loading
    Tsai, M. V.
    Chang, H. Y.
    2008 EMAP CONFERENCE PROCEEDINGS, 2008, : 145 - 148
  • [5] A Theoretical Solution for Thermal Warpage of Flip-Chip Packages
    Tsai, Ming-Yi
    Wang, Yu-Wen
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2020, 10 (01): : 72 - 78
  • [6] The effect of underfill epoxy on warpage in flip-chip assemblies
    Zhang, WG
    Wu, D
    Su, BZ
    Hareb, SA
    Lee, YC
    Masterson, BP
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART A, 1998, 21 (02): : 323 - 329
  • [7] Study on the Strip Warpage Issues Encountered in the Flip-Chip Process
    Chuang, Wan-Chun
    Chen, Wei-Long
    MATERIALS, 2022, 15 (01)
  • [8] Warpage Analysis of Flip-Chip PBGA Packages Subject to Thermal Loading
    Tsai, Ming-Yi
    Chang, Hsing-Yu
    Pecht, Michael
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2009, 9 (03) : 419 - 424
  • [9] Interface Stress Analysis Based on Warpage Characterization in a Flip-Chip Package
    Zhong, Cheng
    Li, Chenglong
    Jiang, Ruoyu
    Li, Yulong
    Peng, Xu
    Lu, Jibao
    Ren, Linlin
    Sun, Rong
    2022 23RD INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2022,
  • [10] Low-cost flip-chip on board
    Philips Cent for Manufacturing, Technology, Eindhoven, Netherlands
    IEEE Trans Compon Packag Manuf Technol Part B Adv Packag, 4 (736-746):