Low Warpage Flip-Chip Under-Fill Curing

被引:8
|
作者
Hubbard, Robert Lane [1 ]
Zappella, Pierino [2 ,3 ]
机构
[1] Lambda Technol Inc, Morrisville, NC 27560 USA
[2] Henkel Corp, Irvine, CA 92606 USA
[3] SST Int, Downey, CA 90242 USA
关键词
Flip-chip; microwave; under-fill; warpage;
D O I
10.1109/TCPMT.2011.2134102
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Mechanical stress in flip-chip assemblies continues to be a significant problem both for the reliability of the component and for the assembly of a flat component to the next board-level assembly. This paper describes the combination of unique low-temperature multi-step curing profiles with the use of variable frequency microwaves (VFM) to produce lower warpage components both on the die side of the package as well as on the board carrier side. This lower warpage compared to standard convection cure is maintained even after three sequential lead-free solder reflow conditions. Statistical data support this improved co-planarity by Shadow Moire measurements at various stages of processing from as-received parts through prebake, cure, and three reflow cycles. Typical co-planarity improvement in the 12-65 percent range is observed and verified by confirmation sample sizes used for microwave cured parts and conventional box oven cured parts. Thinned and larger die, and reduced thickness substrate boards showed the most warpage improvement with VFM. Two under-fill chemistries show the same effect despite lower cure temperatures and faster cure cycle times. A reduction of the elastic modulus above Tg was found in the VFM step-cured samples which may account for the some of the reduction in stress of the under-filled packages.
引用
收藏
页码:1957 / 1964
页数:8
相关论文
共 50 条
  • [21] Estimation of warpage and thermal stress of IVHs in flip-chip ball grid arrays package by FEM
    Cho, Seunghyun
    Cho, Soonjin
    Lee, Joseph Y.
    MICROELECTRONICS RELIABILITY, 2008, 48 (02) : 300 - 309
  • [22] Evaluation of Relationship between Residual Stress of ICs and Package Warpage Caused by Flip-Chip Bonding
    Enami, Toshio
    Horiuchi, Osamu
    Han, Young-Gun
    Tomokage, Hajime
    2016 International Conference on Electronics Packaging (ICEP), 2016, : 469 - 472
  • [23] A model of shear viscosity for under-fill flows
    Yang, R.
    Sun, D. C.
    Park, Seungbae
    ELECTRONIC AND PHOTONIC PACKAGING, INTEGRATION AND PACKAGING OF MICRO/NANO/ELECTRONIC SYSTEMS, 2005, : 199 - 208
  • [24] Study of Dynamic Warpage of Flip Chip Packages under Temperature Reflow
    Chee, Kan Lee
    Wei, Keat Loh
    Kang, Eu Ong
    Ian, Chin
    IEMT 2006: 31ST INTERNATIONAL CONFERENCE ON ELECTRONICS MANUFACTURING AND TECHNOLOGY, 2006, : 185 - 190
  • [25] FLIP-chip and "backside" techniques
    Barton, DL
    Bernhard-Höfer, K
    Cole, EI
    MICROELECTRONICS RELIABILITY, 1999, 39 (6-7) : 721 - 730
  • [26] Qualifying flip-chip underfills
    Becker, Karl-Friedrich
    Adams, Tom
    Semiconductor International, 2000, 23 (04)
  • [27] Flipping over flip-chip
    不详
    IEEE COMMUNICATIONS MAGAZINE, 2001, 39 (03) : 66 - +
  • [28] Flip-chip technology on PWBs
    Langan, JP
    PLATING AND SURFACE FINISHING, 1998, 85 (02): : 22 - 23
  • [29] Flip-chip power distribution
    Lipa, S
    Schaffer, JT
    Glaser, AW
    Franzon, PD
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 1998, : 39 - 41
  • [30] Warpage behavior of the flip chip package in underfill curing process: in situ characterization and numerical simulation
    Fan, Yixuan
    Peng, Liang
    Zhang, Zhen'an
    Li, Gang
    Zhao, Danning
    Zhang, Zhenguo
    Sun, Rong
    Zhu, Pengli
    2023 24TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2023,