Interface Stress Analysis Based on Warpage Characterization in a Flip-Chip Package

被引:1
|
作者
Zhong, Cheng [1 ,2 ]
Li, Chenglong [1 ,2 ]
Jiang, Ruoyu [1 ,2 ]
Li, Yulong [1 ,2 ]
Peng, Xu [1 ,2 ]
Lu, Jibao [1 ,2 ]
Ren, Linlin [1 ]
Sun, Rong [1 ]
机构
[1] Chinese Acad Sci, Shenzhen Inst Adv Technol, Shenzhen Inst Adv Elect Mat, Shenzhen 518055, Peoples R China
[2] Chinese Acad Sci Shenzhen, Shenzhen Inst Adv Technol, Shenzhen 518055, Peoples R China
基金
中国国家自然科学基金; 国家重点研发计划;
关键词
Warpage; flip chip; finite element analysis (FEA); interface stress; DEGRADATION;
D O I
10.1109/ICEPT56209.2022.9873419
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
For the package structure, the internal components of the package need to be collaboratively deformed when the temperature changes and the package's surface will be commonly expressed in a concave or convex shape, i.e., warpage will happen in the package. The warpage of the package is usually easier to obtain through experimental characterization. Considering that the stress and strain inside the package are closely related to the warpage of the overall structure, it is theoretically feasible to calculate the internal stress distribution in the package through accurate and complete warpage information. As a result, it might be used for evaluating the potential failure risk in the package in advance. Especially, it will be very valuable for some expensive packages to evaluate the internal stress without damaging the package. However, the related research is still lacking. In this paper, we combine finite element analysis (FEA) and experiment to accurately record and reproduce the warpage evolution during the whole process of temperature changing. Then accurate material property and boundary conditions are obtained in FEA. After that, the interface stress of thermal interface material (TIM) and underfill are analyzed in detail. This study provides a new method for evaluating the failure risk of thermal-mechanical stress of materials in the package and may also be applied for stress analysis in other package structures.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] Package Warpage of Whole Strip Evaluation with Interface Analysis in the Flip-Chip Die Bonding Process
    Ho, Ian
    Liao, Po-Yu
    Shih, Teny
    Kang, Andrew
    Wang, Yu-Po
    2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC, 2023, : 923 - 928
  • [2] Flip-Chip on Glass (FCOG) Package for Low Warpage
    McCann, Scott R.
    Sundaram, Venkatesh
    Tummala, Rao R.
    Sitaraman, Suresh K.
    2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 2189 - 2193
  • [3] Characterization of warpage of flip-chip PBGA package and its effect on solder joint reliability
    Park, S
    Han, B
    Verma, K
    1999 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 1999, 3906 : 253 - 258
  • [4] Estimation of warpage and thermal stress of IVHs in flip-chip ball grid arrays package by FEM
    Cho, Seunghyun
    Cho, Soonjin
    Lee, Joseph Y.
    MICROELECTRONICS RELIABILITY, 2008, 48 (02) : 300 - 309
  • [5] Evaluation of Relationship between Residual Stress of ICs and Package Warpage Caused by Flip-Chip Bonding
    Enami, Toshio
    Horiuchi, Osamu
    Han, Young-Gun
    Tomokage, Hajime
    2016 International Conference on Electronics Packaging (ICEP), 2016, : 469 - 472
  • [6] Warpage Measurement and Simulation of Flip-Chip PBGA Package under Thermal Loading
    Tsai, M. V.
    Chang, H. Y.
    2008 EMAP CONFERENCE PROCEEDINGS, 2008, : 145 - 148
  • [7] The Influence of Lid to the Stress of Underfill in Flip-Chip Package
    Peng, Xu
    Zhong, Cheng
    Li, Chenglong
    Li, Yulong
    Jiang, Ruoyu
    Li, Gang
    Zhu, Pengli
    Lu, Jibao
    Sun, Rong
    2022 23RD INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2022,
  • [8] Characterization of peripheral and core SSOs in a flip-chip package
    Kollipara, R
    Lin, L
    Oehrle, G
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 1997, : 121 - 124
  • [9] Flip-Chip Package for 28G SerDes Interface
    Wenzel, Robert
    Zhou, Tingdong
    Karako, Steve
    2016 IEEE 25TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2016, : 11 - 13
  • [10] Flip-Chip Process Improvements for Low Warpage
    Hubbard, Robert L.
    Zappella, Pierino
    Zhu, Pukun
    2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 25 - 30