Interface Stress Analysis Based on Warpage Characterization in a Flip-Chip Package

被引:1
|
作者
Zhong, Cheng [1 ,2 ]
Li, Chenglong [1 ,2 ]
Jiang, Ruoyu [1 ,2 ]
Li, Yulong [1 ,2 ]
Peng, Xu [1 ,2 ]
Lu, Jibao [1 ,2 ]
Ren, Linlin [1 ]
Sun, Rong [1 ]
机构
[1] Chinese Acad Sci, Shenzhen Inst Adv Technol, Shenzhen Inst Adv Elect Mat, Shenzhen 518055, Peoples R China
[2] Chinese Acad Sci Shenzhen, Shenzhen Inst Adv Technol, Shenzhen 518055, Peoples R China
基金
中国国家自然科学基金; 国家重点研发计划;
关键词
Warpage; flip chip; finite element analysis (FEA); interface stress; DEGRADATION;
D O I
10.1109/ICEPT56209.2022.9873419
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
For the package structure, the internal components of the package need to be collaboratively deformed when the temperature changes and the package's surface will be commonly expressed in a concave or convex shape, i.e., warpage will happen in the package. The warpage of the package is usually easier to obtain through experimental characterization. Considering that the stress and strain inside the package are closely related to the warpage of the overall structure, it is theoretically feasible to calculate the internal stress distribution in the package through accurate and complete warpage information. As a result, it might be used for evaluating the potential failure risk in the package in advance. Especially, it will be very valuable for some expensive packages to evaluate the internal stress without damaging the package. However, the related research is still lacking. In this paper, we combine finite element analysis (FEA) and experiment to accurately record and reproduce the warpage evolution during the whole process of temperature changing. Then accurate material property and boundary conditions are obtained in FEA. After that, the interface stress of thermal interface material (TIM) and underfill are analyzed in detail. This study provides a new method for evaluating the failure risk of thermal-mechanical stress of materials in the package and may also be applied for stress analysis in other package structures.
引用
收藏
页数:6
相关论文
共 50 条
  • [31] Investigation of Electrical Discontinuity in Flip-chip Package
    Xu, Yanbo
    Yang, Xiaoli
    Li, Yan
    Zuo, Panpan
    Zheng, Hongxing
    Li, Erping
    2017 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2017,
  • [32] Modeling and Simulation of Multilayer Flip-Chip Package
    Li, Hongbin
    Zhao, Quanming
    Zuo, Panpan
    2016 IEEE MTT-S INTERNATIONAL CONFERENCE ON NUMERICAL ELECTROMAGNETIC AND MULTIPHYSICS MODELING AND OPTIMIZATION (NEMO), 2016,
  • [33] The Study of Warpage of an Embedded Substrate of the Flip Chip Chip Size Package
    Laio, Yi-Hao
    Chen, Wei Hsiang
    Shih, Ming Chang
    2019 IEEE CPMT SYMPOSIUM JAPAN (ICSJ), 2019, : 201 - 203
  • [34] Study on the Strip Warpage Issues Encountered in the Flip-Chip Process
    Chuang, Wan-Chun
    Chen, Wei-Long
    MATERIALS, 2022, 15 (01)
  • [35] Low Warpage Flip-Chip Under-Fill Curing
    Hubbard, Robert Lane
    Zappella, Pierino
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (12): : 1957 - 1964
  • [36] A study of chip-last embedded flip-chip package
    Chao, Shin-Hua
    Tong, Ho-Ming
    Hung, Chih-Pin
    Lai, Yishao
    Liu, Colin
    Hsieh, Emma
    Luh, Ding-Bang
    JOURNAL OF THE CHINESE INSTITUTE OF ENGINEERS, 2014, 37 (06) : 827 - 832
  • [37] Analytical thermal stress model for a typical flip-chip (FC) package design
    E. Suhir
    Journal of Materials Science: Materials in Electronics, 2018, 29 : 2676 - 2688
  • [38] LOW STRESS FLIP-CHIP PACKAGE FOR PRESSURE SENSORS OPERATING AT 500 °C
    Zeiser, R.
    Ayub, S.
    Wagner, P.
    Mueller, J.
    Henneck, S.
    Wilde, J.
    2015 TRANSDUCERS - 2015 18TH INTERNATIONAL CONFERENCE ON SOLID-STATE SENSORS, ACTUATORS AND MICROSYSTEMS (TRANSDUCERS), 2015, : 1271 - 1274
  • [40] Fundamental research of no-flow UF for low stress flip-chip package
    Kawamoto, Satomi
    Suzuki, Osamu
    Abe, Yukinari
    Yoshii, Haruyuki
    Fujiki, Tatuhiro
    Tanaka, Fumio
    Proceedings of the Seventh IEEE CPMT Conference on High Density Microsystem Design, Packaging and Failure Analysis (HDP'05), 2005, : 134 - 138