共 50 条
- [31] Investigation of Electrical Discontinuity in Flip-chip Package 2017 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2017,
- [32] Modeling and Simulation of Multilayer Flip-Chip Package 2016 IEEE MTT-S INTERNATIONAL CONFERENCE ON NUMERICAL ELECTROMAGNETIC AND MULTIPHYSICS MODELING AND OPTIMIZATION (NEMO), 2016,
- [33] The Study of Warpage of an Embedded Substrate of the Flip Chip Chip Size Package 2019 IEEE CPMT SYMPOSIUM JAPAN (ICSJ), 2019, : 201 - 203
- [35] Low Warpage Flip-Chip Under-Fill Curing IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (12): : 1957 - 1964
- [37] Analytical thermal stress model for a typical flip-chip (FC) package design Journal of Materials Science: Materials in Electronics, 2018, 29 : 2676 - 2688
- [38] LOW STRESS FLIP-CHIP PACKAGE FOR PRESSURE SENSORS OPERATING AT 500 °C 2015 TRANSDUCERS - 2015 18TH INTERNATIONAL CONFERENCE ON SOLID-STATE SENSORS, ACTUATORS AND MICROSYSTEMS (TRANSDUCERS), 2015, : 1271 - 1274
- [40] Fundamental research of no-flow UF for low stress flip-chip package Proceedings of the Seventh IEEE CPMT Conference on High Density Microsystem Design, Packaging and Failure Analysis (HDP'05), 2005, : 134 - 138