Comparison of substrate finishes for flip chip packages

被引:0
|
作者
Bansal, A [1 ]
Yoon, S [1 ]
Xie, J [1 ]
Li, Y [1 ]
Mahadev, V [1 ]
机构
[1] Altera Corp, San Jose, CA 95134 USA
来源
55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS | 2005年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In order to achieve substrate routing densities required for high pin count flip chip package, Electroless Nickel immersion Gold (ENIG) substrates have been the technology of choice.. However, ENIG substrates are found to be more susceptible to brittle fracture at the Nickel to intermetallic interface during high strain rate events. This mode has been sporadically found in PCB assembly and handling operations involving excessive and uncontrolled flexural loads on the PC boards. The unpredictable nature of this failure mode has driven suppliers to look for alternatives to ENIG. In this paper, Electrolytic Nickel-Gold and Solder on Pad (SOP) are studied and contrasted against ENIG. A significant outcome of this work is the identification of a viable surface finish with improved toughness to withstand mechanical shocks in early assembly and with continued good long term reliability.
引用
收藏
页码:30 / 37
页数:8
相关论文
共 50 条
  • [1] Effects of Substrate Structure on the Warpage of Flip Chip IC Packages
    Lee, Yong-Sen
    Lin, Pei-Yi
    Wu, Kuo-Tsai
    Lee, Huei-Huang
    Hwang, Sheng-Jye
    2018 13TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2018, : 66 - 70
  • [2] Bumpless flip chip packages
    Lin, CWC
    Chiang, SCL
    Yang, TKA
    PROCEEDINGS OF THE 4TH INTERNATIONAL SYMPOSIUM ON ELECTRONIC MATERIALS AND PACKAGING, 2002, : 173 - 177
  • [3] Reliability of flip chip and chip size packages
    Reichl, H
    Schubert, A
    Töpper, M
    MICROELECTRONICS RELIABILITY, 2000, 40 (8-10) : 1243 - 1254
  • [4] Reliability of Cu Pillar on Substrate Interconnects in High Performance Flip Chip Packages
    Katkar, Rajesh
    Huynh, Michael
    Mirkarimi, Laura
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 965 - 970
  • [5] A comparison of large I/O flip chip and wire bonded packages
    Bulumulla, SB
    Caggiano, MF
    Lischner, DJ
    Wolf, RK
    51ST ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2001, : 1122 - 1126
  • [6] TIM degradation in flip chip packages
    Islam, Nokibul
    Lee, SeoWon
    Jimarez, Miguel
    Lee, JoonYeob
    Galloway, Jesse
    2008 11TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, VOLS 1-3, 2008, : 259 - +
  • [7] Adhesive strength of flip chip packages
    Chiang, W. K.
    Chan, Y. C.
    Ralph, Brian
    Holland, Andew
    INTERNATIONAL JOURNAL OF ADHESION AND ADHESIVES, 2008, 28 (03) : 109 - 119
  • [8] CPI Reliability Challenges of Large Flip Chip Packages and Effects of Kerf Size and Substrate
    Wu, Zhuo-Jie
    Nayini, Manish
    Carey, Charles
    Donovan, Samantha
    Questad, David
    Blackshear, Edmund
    2019 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2019,
  • [9] The effect of flux residue and substrate wettability on underfill flow process in flip chip packages
    Wang, Jinlin
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 467 - 473
  • [10] Flip chip assembly for BGA semiconductor packages
    LSI Logic Corp
    Natl Electron Packag Prod Conf Proc Tech Program, (1433-1438):