The Study of Warpage of a Flip Chip Embedded Trace Substrate

被引：0
|
作者：
Laio, Yi-Hao [1 ]
Shih, Ming-Chang [1 ]
机构：
[1] Natl Univ Kaohsiung, Dept Elect Engn, 700 Kaohsiung Univ Rd, Kaohsiung 811, Taiwan
来源：
2016 11TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT-IAAC 2016) | 2016年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：195 / 197
页数：3
相关论文
共 50 条
  • [41] Challenges of flip chip an organic substrate assembly technology
    Nagesh, VK
    Peddada, R
    Ramalingam, S
    Sur, B
    Tai, A
    49TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1999 PROCEEDINGS, 1999, : 975 - 978
  • [42] Coreless Substrate for High Performance Flip Chip Packaging
    Wang, James
    Ding, Y. C.
    Liao, Lia
    Yang, Penny
    Lai, Yi-Shao
    Tseng, Andy
    2010 11TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP), 2010, : 819 - 823
  • [43] Chip warpage and stress analysis in power modules of different substrate configurations
    Gharaibeh, Mohammad A.
    SOLDERING & SURFACE MOUNT TECHNOLOGY, 2025,
  • [44] Challenges of flip chip on organic substrate assembly technology
    Intel Corp, Santa Clara, United States
    Proc Electron Compon Technol Conf, (975-978):
  • [45] The technology of flip chip bonding on an organic substrate for PDA
    Makabe, A
    Kurashima, Y
    Shimizu, S
    Inoue, S
    2001 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 2001, 4587 : 287 - 292
  • [46] Reliability of flip chip EGA package on organic substrate
    Ahn, EC
    Cho, TJ
    Shim, JB
    Moon, HJ
    Lyu, JH
    Choi, KW
    Kang, SY
    Oh, SY
    50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 1215 - 1220
  • [47] Optimization of Core Material Properties for Large Flip-chip Ball Grid Array Substrate to Manage Both Warpage and Board Level Reliability
    Noma, Hirokazu
    Takahashi, Masaki
    Hatakeyama, Nene
    Yanaka, Yuichi
    Fukui, Akito
    Johno, Keita
    Onozeki, Hitoshi
    PROCEEDINGS OF THE IEEE 74TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC 2024, 2024, : 1613 - 1618
  • [48] Methodology for Modeling Substrate Warpage Using Copper Trace Pattern Implementation
    McCaslin, L. O.
    Yoon, S.
    Kim, H.
    Sitaraman, Suresh K.
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2009, 32 (04): : 740 - 745
  • [49] Methodology for modeling substrate warpage using copper trace pattern implementation
    McCaslin, Luke
    Sitaraman, Suresh K.
    58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS, 2008, : 1582 - +
  • [50] Test chip and substrate design for flip chip microelectronic package thermal measurements
    Goh, Teck Joo
    Chiu, Chia-Pin
    Seetharamu, K. N.
    Quadir, G. A.
    Zainal, Z. A.
    MICROELECTRONICS INTERNATIONAL, 2006, 23 (02) : 3 - 10
12345