Verification of timed systems using POSETs

被引:0
|
作者
Belluomini, W [1 ]
Myers, CJ
机构
[1] Univ Utah, Dept Comp Sci, Salt Lake City, UT 84112 USA
[2] Univ Utah, Dept Elect Engn, Salt Lake City, UT 84112 USA
来源
COMPUTER AIDED VERIFICATION | 1998年 / 1427卷
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a new algorithm for efficiently verifying timed systems. The new algorithm represents timing information using geometric regions and explores the timed state space by considering partially ordered sets of events rather than linear sequences. This approach avoids the explosion of timed states typical of highly concurrent systems by dramatically reducing the ratio of timed states to untimed states in a system. A general class of timed systems which include both event and level causality can be specified and verified. This algorithm is applied to several recent timed benchmarks showing orders of magnitude improvement in runtime and memory usage.
引用
收藏
页码:403 / 415
页数:13
相关论文
共 50 条
  • [21] Formal verification of timed systems: A survey and perspective
    Wang, F
    PROCEEDINGS OF THE IEEE, 2004, 92 (08) : 1283 - 1305
  • [22] RTL verification of timed asynchronous and heterogeneous systems using symbolic model checking
    Vakilotojar, V
    Beerel, PA
    INTEGRATION-THE VLSI JOURNAL, 1997, 24 (01) : 19 - 35
  • [23] RTL verification of timed asynchronous and heterogeneous systems using symbolic model checking
    Vakilotojar, V
    Beerel, PA
    PROCEEDINGS OF THE ASP-DAC '97 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1997, 1996, : 181 - 188
  • [24] Design and Timed Verification of Self-adaptive Systems
    Hachicha, Marwa
    Ben Halima, Riadh
    Kacem, Ahmed Hadj
    2017 16TH IEEE/ACIS INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION SCIENCE (ICIS 2017), 2017, : 227 - 232
  • [25] Verification of RabbitMQ with Kerberos Using Timed Automata
    Li, Ran
    Yin, Jiaqi
    Zhu, Huibiao
    Phan Cong Vinh
    MOBILE NETWORKS & APPLICATIONS, 2022, 27 (05): : 2049 - 2067
  • [26] Incremental verification of component-based timed systems
    Julliand, J.
    Mountassir, H.
    Oudot, E.
    INTERNATIONAL JOURNAL OF COMPUTER APPLICATIONS IN TECHNOLOGY, 2011, 42 (2-3) : 159 - 176
  • [28] Automatic effective verification method for distributed and concurrent systems using timed language inclusion
    Yamane, S
    PROCEEDINGS OF THE JOINT WORKSHOP ON PARALLEL AND DISTRIBUTED REAL-TIME SYSTEMS: FIFTH INTERNATIONAL WORKSHOP ON PARALLEL AND DISTRIBUTED REAL-TIME SYSTEMS (WPDRTS) AND THE THIRD WORKSHOP ON OBJECT-ORIENTED REAL-TIME SYSTEMS (OORTS), 1997, : 193 - 200
  • [29] Method for the specification and verification of distributed systems by a timed automaton
    Yamane, Satoshi
    Systems and Computers in Japan, 1997, 28 (02) : 11 - 20
  • [30] Relative timing based verification of timed circuits and systems
    Kim, H
    Beerel, PA
    Stevens, K
    ASYNC: EIGHTH INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2002, : 115 - 124