Verification of timed systems using POSETs

被引:0
|
作者
Belluomini, W [1 ]
Myers, CJ
机构
[1] Univ Utah, Dept Comp Sci, Salt Lake City, UT 84112 USA
[2] Univ Utah, Dept Elect Engn, Salt Lake City, UT 84112 USA
来源
COMPUTER AIDED VERIFICATION | 1998年 / 1427卷
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a new algorithm for efficiently verifying timed systems. The new algorithm represents timing information using geometric regions and explores the timed state space by considering partially ordered sets of events rather than linear sequences. This approach avoids the explosion of timed states typical of highly concurrent systems by dramatically reducing the ratio of timed states to untimed states in a system. A general class of timed systems which include both event and level causality can be specified and verified. This algorithm is applied to several recent timed benchmarks showing orders of magnitude improvement in runtime and memory usage.
引用
收藏
页码:403 / 415
页数:13
相关论文
共 50 条
  • [11] Symbolic verification and analysis of discrete timed systems
    Ruf, J
    Kropf, T
    FORMAL METHODS IN SYSTEM DESIGN, 2003, 23 (01) : 67 - 108
  • [12] Incremental Inductive Verification of Parameterized Timed Systems
    Isenberg, Tobias
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2017, 16 (02)
  • [13] Verification of continuous dynamical systems by timed automata
    Christoffer Sloth
    Rafael Wisniewski
    Formal Methods in System Design, 2011, 39 : 47 - 82
  • [14] Symbolic Verification and Analysis of Discrete Timed Systems
    Jürgen Ruf
    Thomas Kropf
    Formal Methods in System Design, 2003, 23 : 67 - 108
  • [15] Learning Assumptions for Compositional Verification of Timed Systems
    Lin, Shang-Wei
    Andre, Etienne
    Liu, Yang
    Sun, Jun
    Dong, Jin Song
    IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 2014, 40 (02) : 137 - 153
  • [16] Automatic abstraction for verification of timed circuits and systems
    Zheng, H
    Mercer, E
    Myers, C
    COMPUTER AIDED VERIFICATION, PROCEEDINGS, 2001, 2102 : 182 - 193
  • [17] Interval approach to parallel timed systems verification
    Karpov, YG
    Sotnikov, D
    PARALLEL COMPUTING TECHNOLOGIES, PROCEEDINGS, 2003, 2763 : 100 - 116
  • [18] Incremental Inductive Verification of Parameterized Timed Systems
    Isenberg, Tobias
    2015 15TH INTERNATIONAL CONFERENCE ON APPLICATIONS OF CONCURRENCY TO SYSTEM DESIGN (ACSD), 2015, : 1 - 9
  • [19] Verification of continuous dynamical systems by timed automata
    Sloth, Christoffer
    Wisniewski, Rafael
    FORMAL METHODS IN SYSTEM DESIGN, 2011, 39 (01) : 47 - 82
  • [20] On the verification of detectability for timed discrete event systems
    Dong, Weijie
    Zhang, Kuize
    Li, Shaoyuan
    Yin, Xiang
    AUTOMATICA, 2024, 164