Automatic abstraction for verification of timed circuits and systems

被引：0
|
作者：
Zheng, H [1 ]
Mercer, E [1 ]
Myers, C [1 ]
机构：
[1] Univ Utah, Salt Lake City, UT 84112 USA
来源：
COMPUTER AIDED VERIFICATION, PROCEEDINGS | 2001年 / 2102卷
关键词：
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
This paper presents a new approach for verification of asynchronous circuits by using automatic abstraction. It attacks the state explosion problem by avoiding the generation of a flat state space for the whole design. Instead, it breaks the design into blocks and conducts verification on each of them. Using this approach, the speed of verification improves dramatically.
引用
收藏
页码：182 / 193
页数：12
相关论文
共 50 条
  • [1] Modular verification of timed circuits using automatic abstraction
    Zheng, H
    Mercer, E
    Myers, C
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (09) : 1138 - 1153
  • [2] Automatic abstraction for verification of parameterized systems
    Zhang, Long
    Qu, Wanxia
    Guo, Yang
    Li, Sikun
    Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2014, 26 (06): : 991 - 998
  • [3] Relative timing based verification of timed circuits and systems
    Kim, H
    Beerel, PA
    Stevens, K
    ASYNC: EIGHTH INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2002, : 115 - 124
  • [4] Timed verification of asynchronous circuits
    Moller, J
    Hulgaard, H
    Andersen, HR
    CONCURRENCY AND HARDWARE DESIGN: ADVANCED IN PETRI NETS, 2002, 2549 : 274 - 312
  • [5] Automatic abstraction refinement for timed automata
    Dierks, Henning
    Kupferschmid, Sebastian
    Larsen, Kim G.
    FORMAL MODELING AND ANALYSIS OF TIMED SYSTEMS, 2007, 4763 : 114 - +
  • [6] Timed automation and automatic verification
    Song, H.
    Zheng, L.
    Zhuang, L.
    Su, J.
    Zhengzhou Daxue Xuebao/Journal of Zhengzhou University, 2001, 33 (02): : 30 - 34
  • [7] Automatic Verification, Performance Analysis, Synthesis and Optimization of Timed Systems
    Larsen, Kim Guldstrand
    PROCEEDINGS 23RD INTERNATIONAL SYMPOSIUM ON TEMPORAL REPRESENTATION AND REASONING - TIME 2016, 2016, : 1 - 1
  • [8] COMPOSITIONAL VERIFICATION FOR TIMED SYSTEMS BASED ON AUTOMATIC INVARIANT GENERATION
    Ben Rayana, Souha
    Astefanoaei, Lacramioara
    Bensalem, Saddek
    Bozga, Marius
    Combaz, Jacques
    LOGICAL METHODS IN COMPUTER SCIENCE, 2015, 11 (03)
  • [9] Spotlight Abstraction with Shade Clustering - Automatic Verification of Parameterised Systems
    Timm, Nils
    2014 THEORETICAL ASPECTS OF SOFTWARE ENGINEERING CONFERENCE (TASE), 2014, : 18 - 25
  • [10] Verification of timed circuits with symbolic delays
    Clarisó, R
    Cortadella, J
    ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 628 - 633
12345