Verification of timed systems using POSETs

被引:0
|
作者
Belluomini, W [1 ]
Myers, CJ
机构
[1] Univ Utah, Dept Comp Sci, Salt Lake City, UT 84112 USA
[2] Univ Utah, Dept Elect Engn, Salt Lake City, UT 84112 USA
来源
COMPUTER AIDED VERIFICATION | 1998年 / 1427卷
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a new algorithm for efficiently verifying timed systems. The new algorithm represents timing information using geometric regions and explores the timed state space by considering partially ordered sets of events rather than linear sequences. This approach avoids the explosion of timed states typical of highly concurrent systems by dramatically reducing the ratio of timed states to untimed states in a system. A general class of timed systems which include both event and level causality can be specified and verified. This algorithm is applied to several recent timed benchmarks showing orders of magnitude improvement in runtime and memory usage.
引用
收藏
页码:403 / 415
页数:13
相关论文
共 50 条
  • [41] Modular verification of timed circuits using automatic abstraction
    Zheng, H
    Mercer, E
    Myers, C
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (09) : 1138 - 1153
  • [42] Verification of Timed Healthcare Workflows Using Component Timed-Arc Petri Nets
    Bertolini, Cristiano
    Liu, Zhiming
    Srba, Jiri
    FOUNDATIONS OF HEALTH INFORMATION ENGINEERING AND SYSTEMS (FHIES 2012), 2013, 7789 : 19 - 36
  • [43] Diagram-Based Verification of Real-Time Systems using Timed Predicate Diagrams
    Nugraheni, Cecilia E.
    INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2006, 6 (12): : 18 - 27
  • [44] Automatic Verification, Performance Analysis, Synthesis and Optimization of Timed Systems
    Larsen, Kim Guldstrand
    PROCEEDINGS 23RD INTERNATIONAL SYMPOSIUM ON TEMPORAL REPRESENTATION AND REASONING - TIME 2016, 2016, : 1 - 1
  • [45] On Methodology for the Verification of Reconfigurable Timed Net Condition/Event Systems
    Hafidi, Yousra
    Kahloul, Laid
    Khalgui, Mohamed
    Li, Zhiwu
    Alnowibet, Khalid
    Qu, Ting
    IEEE TRANSACTIONS ON SYSTEMS MAN CYBERNETICS-SYSTEMS, 2020, 50 (10): : 3577 - 3591
  • [46] A new extension of activity networks for modeling and verification of timed systems
    Motallebi, Hassan
    Azgomi, Mohammad Abdollahi
    Mirzaei, Mohammad Saber
    Movaghar, Ali
    TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2013, 21 (06) : 1751 - 1779
  • [47] COMPOSITIONAL VERIFICATION FOR TIMED SYSTEMS BASED ON AUTOMATIC INVARIANT GENERATION
    Ben Rayana, Souha
    Astefanoaei, Lacramioara
    Bensalem, Saddek
    Bozga, Marius
    Combaz, Jacques
    LOGICAL METHODS IN COMPUTER SCIENCE, 2015, 11 (03)
  • [48] Probabilistic verification of diagnosability for a certain class of timed stochastic systems
    Lefebvre, Dimitri
    Hadjicostis, Christoforos N.
    SYSTEMS & CONTROL LETTERS, 2023, 176
  • [49] Memory Efficient Data Structures for Explicit Verification of Timed Systems
    Jensen, Peter Gjol
    Larsen, Kim Guldstrand
    Srba, Jiri
    Sorensen, Mathias Grund
    Taankvist, Jakob Haar
    NASA FORMAL METHODS, NFM 2014, 2014, 8430 : 307 - 312
  • [50] Using Coq for Formal Modeling and Verification of Timed Connectors
    Hong, Weijiang
    Nawaz, M. Saqib
    Zhang, Xiyue
    Li, Yi
    Sun, Meng
    SOFTWARE ENGINEERING AND FORMAL METHODS, SEFM 2017, 2018, 10729 : 558 - 573