Verification of timed systems using POSETs

被引:0
|
作者
Belluomini, W [1 ]
Myers, CJ
机构
[1] Univ Utah, Dept Comp Sci, Salt Lake City, UT 84112 USA
[2] Univ Utah, Dept Elect Engn, Salt Lake City, UT 84112 USA
来源
COMPUTER AIDED VERIFICATION | 1998年 / 1427卷
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a new algorithm for efficiently verifying timed systems. The new algorithm represents timing information using geometric regions and explores the timed state space by considering partially ordered sets of events rather than linear sequences. This approach avoids the explosion of timed states typical of highly concurrent systems by dramatically reducing the ratio of timed states to untimed states in a system. A general class of timed systems which include both event and level causality can be specified and verified. This algorithm is applied to several recent timed benchmarks showing orders of magnitude improvement in runtime and memory usage.
引用
收藏
页码:403 / 415
页数:13
相关论文
共 50 条
  • [31] On the timed automata-based verification of Ravenscar systems
    Ober, Iulian
    Halbwachs, Nicolas
    RELIABLE SOFTWARE TECHNOLOGIES - ADA-EUROPE 2008, 2008, 5026 : 30 - +
  • [32] Timed circuit verification using TEL structures
    Belluomini, W
    Myers, CJ
    Hofstee, HP
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (01) : 129 - 146
  • [33] Verification of RabbitMQ with Kerberos Using Timed Automata
    Ran Li
    Jiaqi Yin
    Huibiao Zhu
    Phan Cong Vinh
    Mobile Networks and Applications, 2022, 27 : 2049 - 2067
  • [34] Verification of Printer Datapaths Using Timed Automata
    Igna, Georgeta
    Vaandrager, Frits
    LEVERAGING APPLICATIONS OF FORMAL METHODS, VERIFICATION, AND VALIDATION, PT II, 2010, 6416 : 412 - 423
  • [35] Verification of Careflow Management Systems with Timed BDICTL Logic
    Miller, Keith
    MacCaull, Wendy
    BUSINESS PROCESS MANAGEMENT WORKSHOPS, 2009, 2010, 43 : 623 - 634
  • [36] TIMED CHI: MODELING, SIMULATION AND VERIFICATION OF HARDWARE SYSTEMS
    Man, Ka Lok
    COMPUTING AND INFORMATICS, 2010, 29 (06) : 901 - 928
  • [37] Modeling and Verification of Timed Automaton Based Hybrid Systems Using Spin Model Checker
    Kumar, Suresh N.
    Kumar, G. Santhosh
    2016 IEEE ANNUAL INDIA CONFERENCE (INDICON), 2016,
  • [38] Stability Verification of Self-Timed Control Systems using Model-Checking
    El Hakim, Viktorio S.
    Bekooij, Marco J. G.
    2018 21ST EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2018), 2018, : 312 - 319
  • [39] Timed verification of the generic architecture of a memory circuit using parametric timed automata
    Chevallier, Remy
    Encrenaz-Tiphene, Emmanuelle
    Fribourg, Laurent
    Xu, Weiwen
    FORMAL METHODS IN SYSTEM DESIGN, 2009, 34 (01) : 59 - 81
  • [40] Timed Interpreted Systems as a New Agent-Based Formalism for Verification of Timed Security Protocols
    Zbrzezny, Agnieszka M.
    Siedlecka-Lamch, Olga
    Szymoniak, Sabina
    Zbrzezny, Andrzej
    Kurkowski, Miroslaw
    APPLIED SCIENCES-BASEL, 2024, 14 (22):