On Test Sets Concerning Local Stuck-at Faults of Fixed Multiplicity at the Inputs of Circuits

被引：0
|
作者：
Antyufeev, G. V. [1 ]
Romanov, D. S. [1 ]
机构：
[1] Lomonosov Moscow State Univ, Moscow 119992, Russia
来源：
MATHEMATICAL NOTES | 2023年 / 114卷 / 3-4期
关键词：
Boolean function; detection test set; diagnostic test set; Shannon function; stuck- at faults at the inputs of circuits;
D O I：
10.1134/S0001434623090109
中图分类号：
O1 [数学];
学科分类号：
0701 ; 070101 ;
摘要：
[No abstract available]
引用
收藏
页码：397 / 402
页数：6
相关论文
共 50 条
  • [41] A Test Pattern Quality Metric for Diagnosis of Multiple Stuck-at and Transition faults
    Tanwir, Sarmad
    Hsiao, Michael
    Lingappan, Loganathan
    PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), 2017, : 455 - 458
  • [42] Generating Compact Test Patterns for Stuck-at Faults and Transition Faults in One ATPG Run
    Kung, Yi-Cheng
    Lee, Kuen-Jong
    Reddy, Sudhakar M.
    2018 IEEE INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA 2018), 2018, : 1 - 6
  • [43] Generation of Compact Stuck-At Test Sets Targeting Unmodeled Defects
    Kavousianos, Xrysovalantis
    Chakrabarty, Krishnendu
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2011, 30 (05) : 787 - 791
  • [44] An Incremental Automatic Test Pattern Generation Method for Multiple Stuck-at Faults
    Wang, Peikun
    Gharehbaghi, Amir Masoud
    Fujita, Masahiro
    2019 IEEE 37TH VLSI TEST SYMPOSIUM (VTS), 2019,
  • [45] Spectral RTL test generation for gate-level stuck-at faults
    Yogi, Nitin
    Agrawal, Vishwani D.
    PROCEEDINGS OF THE 15TH ASIAN TEST SYMPOSIUM, 2006, : 83 - +
  • [46] Diagnostic Test Generation for Transition Faults Using a Stuck-at ATPG Tool
    Higami, Yoshinobu
    Kurose, Yosuke
    Ohno, Satoshi
    Yamaoka, Hironori
    Takahashi, Hiroshi
    Shimizu, Yoshihiro
    Aikyo, Takashi
    Takamatsu, Yuzo
    ITC: 2009 INTERNATIONAL TEST CONFERENCE, 2009, : 462 - +
  • [47] On diagnosing multiple stuck-at faults using multiple and single fault simulation in combinational circuits
    Takahashi, H
    Boateng, KO
    Saluja, KK
    Takamatsu, Y
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (03) : 362 - 368
  • [48] Double-Single Stuck-at Faults: A Delay Fault Model for Synchronous Sequential Circuits
    Pomeranz, Irith
    Reddy, Sudhakar M.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (03) : 426 - 432
  • [49] Boolean Difference Technique for Detecting All Missing Gate and Stuck-at Faults in Reversible Circuits
    Mondal, Joyati
    Mondal, Bappaditya
    Kole, Dipak Kumar
    Rahaman, Hafizur
    Das, Debesh Kumar
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (12)
  • [50] Double-single stuck-at faults: A delay fault model for synchronous sequential circuits
    School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907, United States
    不详
    IEEE Trans Comput Aided Des Integr Circuits Syst, 2009, 1 (426-432):
12345