Spectral RTL test generation for gate-level stuck-at faults

被引:0
|
作者
Yogi, Nitin [1 ]
Agrawal, Vishwani D. [1 ]
机构
[1] Auburn Univ, Dept Elect & Comp Engn, Auburn, AL 36849 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We model RTL faults as stuck-at faults on primary inputs, primary outputs, and flip-flops. Tests for these faults are analyzed using Hadamard matrices for Walsh functions and random noise level at each primary input. This information then helps generate vector sequences. At the gate-level, a fault simulator and an integer linear program (ILP) compact the test sequences. We give results for four ITC'99 and four ISCAS'89 benchmark circuits, and an experimental processor. The RTL spectral vectors performed equally well on multiple gate-level implementations. Compared to a gate-level ATPG, RTL vectors produced similar or higher coverage its shorter CPU times.
引用
收藏
页码:83 / +
页数:3
相关论文
共 50 条
  • [1] Gate-Level Graph Representation Learning: A Step Towards the Improved Stuck-at Faults Analysis
    Balakrishnan, Aneesh
    Alexandrescu, Dan
    Jenihhin, Maksim
    Lange, Thomas
    Glorieux, Maximilien
    PROCEEDINGS OF THE 2021 TWENTY SECOND INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2021), 2021, : 24 - 30
  • [2] Test generation for double stuck-at faults
    Higami, Y
    Takahashi, N
    Takamatsu, Y
    10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2001, : 71 - 75
  • [3] Fast test generation for circuits with RTL and gate-level views
    Ravi, S
    Jha, NK
    INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 1068 - 1077
  • [4] Functional Test Generation for Hard to Detect Stuck-At Faults using RTL Model Checking
    Prabhu, Mahesh
    Abraham, Jacob A.
    2012 17TH IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2012,
  • [5] Representing Gate-Level SET Faults by Multiple SEU Faults at RTL
    Bagbaba, Ahmet Cagri
    Jenihhin, Maksim
    Ubar, Raimund
    Sauer, Christian
    2020 26TH IEEE INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS 2020), 2020,
  • [6] Test and diagnosis pattern generation for distinguishing stuck-at faults and bridging faults
    Mohan N.
    Anita J.P.
    Integration, 2022, 83 : 24 - 32
  • [7] Test Pattern Generation for Multiple Stuck-at Faults Not Covered by Test Patterns for Single Faults
    Moore, Conrad J.
    Wang, Peikun
    Gharehbaghi, Amir Masoud
    Fujita, Masahiro
    2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 2465 - 2468
  • [8] Distributed Test Pattern Generation for Stuck-At Faults in Sequential Circuits
    Peter A. Krauss
    Andreas Ganz
    Kurt J. Antreich
    Journal of Electronic Testing, 1997, 11 : 227 - 245
  • [9] Distributed test pattern generation for stuck-at faults in sequential circuits
    Krauss, PA
    Ganz, A
    Antreich, KJ
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1997, 11 (03): : 227 - 245
  • [10] Distributed test pattern generation for stuck-at faults in sequential circuits
    Daimler-Benz Aerospace, Munich, Germany
    J Electron Test Theory Appl JETTA, 3 (227-245):