Spectral RTL test generation for gate-level stuck-at faults

被引:0
|
作者
Yogi, Nitin [1 ]
Agrawal, Vishwani D. [1 ]
机构
[1] Auburn Univ, Dept Elect & Comp Engn, Auburn, AL 36849 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We model RTL faults as stuck-at faults on primary inputs, primary outputs, and flip-flops. Tests for these faults are analyzed using Hadamard matrices for Walsh functions and random noise level at each primary input. This information then helps generate vector sequences. At the gate-level, a fault simulator and an integer linear program (ILP) compact the test sequences. We give results for four ITC'99 and four ISCAS'89 benchmark circuits, and an experimental processor. The RTL spectral vectors performed equally well on multiple gate-level implementations. Compared to a gate-level ATPG, RTL vectors produced similar or higher coverage its shorter CPU times.
引用
收藏
页码:83 / +
页数:3
相关论文
共 50 条
  • [21] Minimal Test Set Generation for Input Stuck-at and Bridging Faults in Reversible Circuits
    Handique, Mousum
    Deka, Jantindra Kr
    Biswas, Santosh
    Dutta, Kamalika
    TENCON 2017 - 2017 IEEE REGION 10 CONFERENCE, 2017, : 234 - 239
  • [22] TEST PATTERN GENERATION FOR STUCK-OPEN FAULTS USING STUCK-AT TEST SETS IN CMOS COMBINATIONAL-CIRCUITS
    LEE, HK
    HA, DS
    KIM, K
    26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, 1989, : 345 - 350
  • [23] An Automatic Test Pattern Generation Method for Multiple Stuck-At Faults by Incrementally Extending the Test Patterns
    Wang, Peikun
    Gharehbaghi, Amir Masoud
    Fujita, Masahiro
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (10) : 2990 - 2999
  • [24] COMPLETE TEST-GENERATION METHOD FOR ALL STUCK-AT FAULTS IN COMBINATIONAL-CIRCUITS
    GURAN, H
    HALICI, U
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1990, 68 (05) : 657 - 666
  • [25] Diagnostic Test Generation for Transition Delay Faults Using Stuck-At Fault Detection Tools
    Yu Zhang
    Bei Zhang
    Vishwani D. Agrawal
    Journal of Electronic Testing, 2014, 30 : 763 - 780
  • [26] Diagnostic Test Generation for Transition Delay Faults Using Stuck-At Fault Detection Tools
    Zhang, Yu
    Zhang, Bei
    Agrawal, Vishwani D.
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2014, 30 (06): : 763 - 780
  • [27] Using platform FPGAs for fault emulation and test-set generation to detect stuck-at faults
    Dunbar C.
    Nepal K.
    Journal of Computers, 2011, 6 (11) : 2335 - 2344
  • [28] Analysis of test generation complexity for stuck-at and path delay faults based on τk-notation
    Ooi, Chia Yee
    Clouqueur, Thomas
    Fujiwara, Hideo
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2007, E90D (08) : 1202 - 1212
  • [29] An Efficient Diagnosis Pattern Generation Procedure to Distinguish Stuck-at Faults and Bridging Faults
    Wu, Cheng-Hung
    Lee, Kuen-Jong
    2014 IEEE 23RD ASIAN TEST SYMPOSIUM (ATS), 2014, : 306 - 311
  • [30] UNDETECTABILITY OF BRIDGING FAULTS AND VALIDITY OF STUCK-AT FAULT TEST SETS
    KODANDAPANI, KL
    PRADHAN, DK
    IEEE TRANSACTIONS ON COMPUTERS, 1980, 29 (01) : 55 - 59