共 50 条
- [35] Genetic Algorithm Based Test Pattern Generation for Multiple Stuck-at Faults and Test Power Reduction in VLSI Circuits 2014 INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2014,
- [36] A Test Pattern Quality Metric for Diagnosis of Multiple Stuck-at and Transition faults PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), 2017, : 455 - 458
- [37] Generating Compact Test Patterns for Stuck-at Faults and Transition Faults in One ATPG Run 2018 IEEE INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA 2018), 2018, : 1 - 6
- [39] Automatically adjusting system level designs after RTL/gate-level ECO 2016 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP (HLDVT), 2016, : 108 - 112
- [40] Generation of Diagnostic Tests for Transition Faults Using a Stuck-At ATPG Tool IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2012, E95D (04): : 1093 - 1100