Spectral RTL test generation for gate-level stuck-at faults

被引:0
|
作者
Yogi, Nitin [1 ]
Agrawal, Vishwani D. [1 ]
机构
[1] Auburn Univ, Dept Elect & Comp Engn, Auburn, AL 36849 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We model RTL faults as stuck-at faults on primary inputs, primary outputs, and flip-flops. Tests for these faults are analyzed using Hadamard matrices for Walsh functions and random noise level at each primary input. This information then helps generate vector sequences. At the gate-level, a fault simulator and an integer linear program (ILP) compact the test sequences. We give results for four ITC'99 and four ISCAS'89 benchmark circuits, and an experimental processor. The RTL spectral vectors performed equally well on multiple gate-level implementations. Compared to a gate-level ATPG, RTL vectors produced similar or higher coverage its shorter CPU times.
引用
收藏
页码:83 / +
页数:3
相关论文
共 50 条
  • [31] Test generation at the algorithm-level for gate-level fault coverage
    Bareisa, Eduardas
    Jusas, Vadus
    Motiejunas, Kestutis
    Seinauskas, Rimantas
    MICROELECTRONICS RELIABILITY, 2008, 48 (07) : 1093 - 1101
  • [32] OPTIMAL DETECTION OF BRIDGE FAULTS AND STUCK-AT FAULTS IN 2-LEVEL LOGIC
    IOSUPOVICZ, A
    IEEE TRANSACTIONS ON COMPUTERS, 1978, 27 (05) : 452 - 455
  • [33] SPECTRAL FAULT SIGNATURES FOR SINGLE STUCK-AT FAULTS IN COMBINATIONAL-NETWORKS
    MILLER, DM
    MUZIO, JC
    IEEE TRANSACTIONS ON COMPUTERS, 1984, 33 (08) : 765 - 769
  • [34] SPECTRAL FAULT SIGNATURES FOR SINGLE STUCK-AT FAULTS IN COMBINATORIAL NETWORKS.
    Miller, D.M.
    Muzio, J.C.
    IEEE Transactions on Computers, 1984, C-33 (08) : 765 - 769
  • [35] Genetic Algorithm Based Test Pattern Generation for Multiple Stuck-at Faults and Test Power Reduction in VLSI Circuits
    Anita, J. P.
    Vanathi, P. T.
    2014 INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2014,
  • [36] A Test Pattern Quality Metric for Diagnosis of Multiple Stuck-at and Transition faults
    Tanwir, Sarmad
    Hsiao, Michael
    Lingappan, Loganathan
    PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), 2017, : 455 - 458
  • [37] Generating Compact Test Patterns for Stuck-at Faults and Transition Faults in One ATPG Run
    Kung, Yi-Cheng
    Lee, Kuen-Jong
    Reddy, Sudhakar M.
    2018 IEEE INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA 2018), 2018, : 1 - 6
  • [38] Fast Enhancement of Validation Test Sets for Improving the Stuck-at Fault Coverage of RTL Circuits
    Lingappan, Loganathan
    Gangaram, Vijay
    Jha, Niraj K.
    Chakravarty, Sreejit
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (05) : 697 - 708
  • [39] Automatically adjusting system level designs after RTL/gate-level ECO
    Wang, Qinhao
    Kimura, Yusuke
    Fujita, Masahiro
    2016 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP (HLDVT), 2016, : 108 - 112
  • [40] Generation of Diagnostic Tests for Transition Faults Using a Stuck-At ATPG Tool
    Higami, Yoshinobu
    Ohno, Satoshi
    Yamaoka, Hironori
    Takahashi, Hiroshi
    Shimizu, Yoshihiro
    Aikyo, Takashi
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2012, E95D (04): : 1093 - 1100