On Test Sets Concerning Local Stuck-at Faults of Fixed Multiplicity at the Inputs of Circuits

被引:0
|
作者
Antyufeev, G. V. [1 ]
Romanov, D. S. [1 ]
机构
[1] Lomonosov Moscow State Univ, Moscow 119992, Russia
关键词
Boolean function; detection test set; diagnostic test set; Shannon function; stuck- at faults at the inputs of circuits;
D O I
10.1134/S0001434623090109
中图分类号
O1 [数学];
学科分类号
0701 ; 070101 ;
摘要
[No abstract available]
引用
收藏
页码:397 / 402
页数:6
相关论文
共 50 条
  • [21] Method of diagnosing single stuck-at faults in combinational circuits
    Yamada, Teruhiko
    Nakamura, Yoshiyuki
    Systems and Computers in Japan, 1992, 23 (14) : 35 - 43
  • [22] Fault detection tests for stuck-at faults on parity counter inputs
    Romanov D.S.
    Computational Mathematics and Modeling, 2015, 26 (3) : 429 - 435
  • [23] COMPLETE TEST-GENERATION METHOD FOR ALL STUCK-AT FAULTS IN COMBINATIONAL-CIRCUITS
    GURAN, H
    HALICI, U
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1990, 68 (05) : 657 - 666
  • [24] On Clustering of Undetectable Single Stuck-At Faults and Test Quality in Full-Scan Circuits
    Pomeranz, Irith
    Reddy, Sudhakar M.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (07) : 1135 - 1140
  • [25] Fast Enhancement of Validation Test Sets for Improving the Stuck-at Fault Coverage of RTL Circuits
    Lingappan, Loganathan
    Gangaram, Vijay
    Jha, Niraj K.
    Chakravarty, Sreejit
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (05) : 697 - 708
  • [26] On the effect of stuck-at faults on delay-insensitive nanoscale circuits
    Di, J
    Lala, PK
    Vasudevan, D
    DFT 2005: 20TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, 2005, : 371 - 379
  • [27] Test and diagnosis pattern generation for distinguishing stuck-at faults and bridging faults
    Mohan N.
    Anita J.P.
    Integration, 2022, 83 : 24 - 32
  • [28] Fast enhancement of validation test sets to improve stuck-at fault coverage for RTL circuits
    Lingappan, L.
    Gangaram, V.
    Jha, N. K.
    Chakravarty, S.
    20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 504 - +
  • [29] Test Pattern Generation for Multiple Stuck-at Faults Not Covered by Test Patterns for Single Faults
    Moore, Conrad J.
    Wang, Peikun
    Gharehbaghi, Amir Masoud
    Fujita, Masahiro
    2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 2465 - 2468
  • [30] Short single tests for circuits with arbitrary stuck-at faults at outputs of gates
    Popkov, Kirill A.
    DISCRETE MATHEMATICS AND APPLICATIONS, 2019, 29 (05): : 321 - 333