共 50 条
- [31] Genetic Algorithm Based Test Pattern Generation for Multiple Stuck-at Faults and Test Power Reduction in VLSI Circuits 2014 INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2014,
- [33] Quest for a Quantum Search Algorithm for Testing Stuck-at Faults in Digital Circuits PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFTS), 2015, : 127 - 132
- [34] Exploiting symbolic model checking for sensing stuck-at faults in digital circuits INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2002, 32 (03): : 171 - 180
- [35] Fault Collapsing For Digital Circuits Based On Relations Between Stuck-At Faults TENTH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGIES REVISED SELECTED PAPERS CSIT-2015, 2015, : 15 - 18
- [36] Pseudo-exhaustive Testing of Sequential Circuits for Multiple Stuck-at Faults PROCEEDINGS OF 2016 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2016,
- [37] Automatic Test Pattern Generation for Double Stuck-at Faults Based on Test Patterns of Single Faults PROCEEDINGS OF THE 2019 20TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2019, : 284 - 290
- [39] Mixing Test Set Generation for Bridging and Stuck-at Faults in Reversible Circuit ADVANCED COMPUTATIONAL AND COMMUNICATION PARADIGMS, VOL 1, 2018, 475 : 101 - 109
- [40] SYNTHESIS OF EASILY TESTABLE COMBINATIONAL-CIRCUITS FOR CERTAIN CLASS OF STUCK-AT FAULTS AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1983, (01): : 36 - 40