Quest for a Quantum Search Algorithm for Testing Stuck-at Faults in Digital Circuits

被引:0
|
作者
Venkatasubramanian, Muralidharan [1 ]
Agrawal, Vishwani D. [1 ]
机构
[1] Auburn Univ, Dept Elect & Comp Engn, Auburn, AL 36849 USA
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
It is colloquially known that searching for test vectors to test the last few hard to detect stuck-at faults is computationally most expensive and mathematically NP-complete. Due to the complex nature of this problem, attempts made to successfully test a digital circuit for all faults in computational linear time start becoming exponential with an increase in circuit size and complexity. Various algorithms have been proposed where new vectors are generated by using previous successful vectors with similar properties. However, this leads to a bottleneck when trying to find hard to detect stuck-at faults which have only one or two unique tests and their properties may not match other previously successful tests. We propose a new unique algorithm that attempts to vastly improve the test search time for these few hard to detect faults by classifying all test vectors in the vector space in three categories: Category I vectors that activate the desired stuck-at fault but may not propagate it to the primary outputs (POs), Category II vectors that propagate the fault site value to the POs, and Category III vectors that neither activate nor propagate the fault. By bounding our search to vectors in categories I and II, and avoiding category III vectors, it is easier to arrive at the solution faster than other algorithmic implementations. The final solution itself lies in the intersection of categories I and II vectors, and it is easier to search for a test vector in a smaller subset of the large vector space. We have demonstrated the proof of concept and detailed working of our algorithm by comparing it with a random test generator.
引用
收藏
页码:127 / 132
页数:6
相关论文
共 50 条
  • [1] Diagnostics of Stuck-at Faults in Exor Circuits
    Autom Control Comput Sci, 2 (17):
  • [2] Exploiting symbolic model checking for sensing stuck-at faults in digital circuits
    Casar, A
    Brezocnik, Z
    Kapus, T
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2002, 32 (03): : 171 - 180
  • [3] Fault Collapsing For Digital Circuits Based On Relations Between Stuck-At Faults
    Grigoryan, Tigranuhi
    Malkhasyan, Heghineh
    Mushyan, Gevorg
    Vardanian, Valery
    TENTH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGIES REVISED SELECTED PAPERS CSIT-2015, 2015, : 15 - 18
  • [4] Pseudo-exhaustive Testing of Sequential Circuits for Multiple Stuck-at Faults
    Matrosova, A.
    Mitrofanov, E.
    PROCEEDINGS OF 2016 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2016,
  • [5] DETECTION OF ALL SINGLE AND MULTIPLE STUCK-AT FAULTS IN COMBINATIONAL DIGITAL CIRCUITS USING INDEX VECTOR TESTING
    SENGUPTA, I
    INTERNATIONAL JOURNAL OF SYSTEMS SCIENCE, 1990, 21 (08) : 1489 - 1502
  • [6] Diagnostic simulation of stuck-at faults in combinational circuits
    Chakravarty, S
    Gong, YM
    Venkataraman, S
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1996, 8 (01): : 87 - 97
  • [7] DISCUSSION ON STUCK-AT FAULTS IN COMBINATIONAL-CIRCUITS
    GURAN, H
    HALICI, U
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1989, 67 (01) : 7 - 14
  • [8] Diagnostics of stuck-at faults in EXOR-circuits
    Zakrevskii, AD
    Zakrevskii, LA
    AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1997, (02): : 23 - 31
  • [9] Neural network model for testing stuck-at and delay faults in digital circuit
    Pan, ZL
    17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 499 - 504
  • [10] OPTIMAL ALGORITHM FOR TESTING STUCK-AT FAULTS IN RANDOM-ACCESS MEMORIES
    KNAIZUK, J
    HARTMANN, CRP
    IEEE TRANSACTIONS ON COMPUTERS, 1977, 26 (11) : 1141 - 1144