共 50 条
- [2] Exploiting symbolic model checking for sensing stuck-at faults in digital circuits INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2002, 32 (03): : 171 - 180
- [3] Fault Collapsing For Digital Circuits Based On Relations Between Stuck-At Faults TENTH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGIES REVISED SELECTED PAPERS CSIT-2015, 2015, : 15 - 18
- [4] Pseudo-exhaustive Testing of Sequential Circuits for Multiple Stuck-at Faults PROCEEDINGS OF 2016 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2016,
- [6] Diagnostic simulation of stuck-at faults in combinational circuits JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1996, 8 (01): : 87 - 97
- [8] Diagnostics of stuck-at faults in EXOR-circuits AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1997, (02): : 23 - 31
- [9] Neural network model for testing stuck-at and delay faults in digital circuit 17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 499 - 504