Model partitioning and the performance of distributed timewarp simulation of logic circuits

被引：1
|
作者：
Cloutier, J. [1 ]
Cerny, E. [1 ]
Guertin, F. [1 ]
机构：
[1] Universite de Montreal, Montreal, Canada
来源：
Simulation Practice and Theory | 1997年 / 5卷 / 01期
关键词：
Number:; OGPIN-007; Acronym:; NSERC; Sponsor: Natural Sciences and Engineering Research Council of Canada;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：83 / 99
相关论文
共 50 条
  • [1] Efficient partitioning method for distributed logic simulation of VLSI circuits
    Guettaf, A
    Bazargan-Sabet, P
    31ST ANNUAL SIMULATION SYMPOSIUM, PROCEEDINGS, 1998, : 196 - 201
  • [2] DISTRIBUTED FAULT SIMULATION FOR SEQUENTIAL-CIRCUITS BY PATTERN PARTITIONING
    WU, WC
    LEE, CL
    CHEN, JE
    LIN, WY
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1995, 142 (04): : 287 - 292
  • [3] Reducing communication overhead in distributed logic simulation of VLSI circuits
    Guettaf, A
    Bazargan-Sabet, P
    PROCEEDINGS OF THE 1998 SUMMER COMPUTER SIMULATION CONFERENCE: SIMULATION AND MODELING TECHNOLOGY FOR THE TWENTY-FIRST CENTURY, 1998, : 278 - 283
  • [4] AN ALGORITHM FOR THE PARTITIONING OF LOGIC-CIRCUITS
    ROBERTS, MW
    LALA, PK
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1984, 131 (04): : 113 - 118
  • [5] Reordering and Partitioning of Distributed Quantum Circuits
    Dadkhah, Davood
    Zomorodi, Mariam
    Hosseini, Seyed Ebrahim
    Plawiak, Pawel
    Zhou, Xujuan
    IEEE ACCESS, 2022, 10 : 70329 - 70341
  • [6] Reordering and Partitioning of Distributed Quantum Circuits
    Dadkhah, Davood
    Zomorodi, Mariam
    Hosseini, Seyed Ebrahim
    Plawiak, Pawel
    Zhou, Xujuan
    IEEE Access, 2022, 10 : 70329 - 70341
  • [7] Modular construction of model partitioning processes for parallel logic simulation
    Hering, Klaus
    Ruenger, Gudula
    Trautmann, Sven
    INTERNATIONAL JOURNAL OF COMPUTATIONAL SCIENCE AND ENGINEERING, 2005, 1 (01) : 22 - 33
  • [8] Modular construction of model partitioning processes for parallel logic simulation
    Hering, K
    Rünger, G
    Trautmann, S
    INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING WORKSHOPS, PROCEEDINGS, 2001, : 99 - 105
  • [9] PARTITIONING OF LOGIC-CIRCUITS FOR EXHAUSTIVE TESTING
    LALA, PK
    TAO, DL
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1990, 69 (02) : 225 - 231
  • [10] Logic Simulation of RSFQ Circuits
    Krasniewski, Andrzej
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 1993, 3 (01) : 33 - 38
12345