Model partitioning and the performance of distributed timewarp simulation of logic circuits

被引：1
|
作者：
Cloutier, J. [1 ]
Cerny, E. [1 ]
Guertin, F. [1 ]
机构：
[1] Universite de Montreal, Montreal, Canada
来源：
Simulation Practice and Theory | 1997年 / 5卷 / 01期
关键词：
Number:; OGPIN-007; Acronym:; NSERC; Sponsor: Natural Sciences and Engineering Research Council of Canada;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：83 / 99
相关论文
共 50 条
  • [31] Improving the Performance of Distributed Model Predictive Control by Applying Graph Partitioning Methods
    Burk, Daniel
    Voelz, Andreas
    Graichen, Knut
    2022 26TH INTERNATIONAL CONFERENCE ON SYSTEM THEORY, CONTROL AND COMPUTING (ICSTCC), 2022, : 104 - 110
  • [32] Concurrency preserving partitioning algorithm for parallel logic simulation
    Kim, HK
    Jean, J
    VLSI DESIGN, 1999, 9 (03) : 253 - 270
  • [33] Study of a multilevel approach to partitioning for parallel logic simulation
    Subramanian, Swaminathan
    Rao, Dhananjai M.
    Wilsey, Philip A.
    Proceedings of the International Parallel Processing Symposium, IPPS, 2000, : 833 - 838
  • [34] EFFICIENT CIRCUIT PARTITIONING ALGORITHMS FOR PARALLEL LOGIC SIMULATION
    PATIL, S
    BANERJEE, P
    POLYCHRONOPOULOS, CD
    PROCEEDINGS : SUPERCOMPUTING 89, 1989, : 361 - 370
  • [35] Concurrency preserving partitioning (CPP) for parallel logic simulation
    Kim, HK
    Jean, J
    TENTH WORKSHOP ON PARALLEL AND DISTRIBUTED SIMULATION - PADS 96, PROCEEDINGS, 1996, : 98 - 105
  • [36] A framework for distributed simulation of asynchronous handshake circuits
    Tsirogiannis, E
    Theodoropoulos, G
    Chen, D
    Zhang, Q
    Janin, L
    Edwards, D
    39TH ANNUAL SIMULATION SYMPOSIUM, PROCEEDINGS, 2006, : 214 - +
  • [37] ULTIMATE PERFORMANCE OF THE RSFQ LOGIC-CIRCUITS
    MUKHANOV, OA
    SEMENOV, VK
    LIKHAREV, KK
    IEEE TRANSACTIONS ON MAGNETICS, 1987, 23 (02) : 759 - 762
  • [38] Delay performance and Implementation Of Quaternary Logic Circuits
    Borkute, Deepti P.
    Patel, Pratibha
    Dakhole, Pravin K.
    1ST INTERNATIONAL CONFERENCE ON COMPUTING COMMUNICATION CONTROL AND AUTOMATION ICCUBEA 2015, 2015, : 1008 - 1012
  • [39] Performance of FinFET Based Adiabatic Logic Circuits
    Srilakshmi, K.
    Tilak, A. V. N.
    Rao, K. Srinivasa
    PROCEEDINGS OF THE 2016 IEEE REGION 10 CONFERENCE (TENCON), 2016, : 2377 - 2382
  • [40] Analytical Performance Evaluation of Molecular Logic Circuits
    Ghasemi, Mehdi
    Moaiyeri, Mohammad Hossein
    Navi, Keivan
    2012 16TH CSI INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS), 2012, : 104 - 108
12345