Model partitioning and the performance of distributed timewarp simulation of logic circuits

被引：1
|
作者：
Cloutier, J. [1 ]
Cerny, E. [1 ]
Guertin, F. [1 ]
机构：
[1] Universite de Montreal, Montreal, Canada
来源：
Simulation Practice and Theory | 1997年 / 5卷 / 01期
关键词：
Number:; OGPIN-007; Acronym:; NSERC; Sponsor: Natural Sciences and Engineering Research Council of Canada;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：83 / 99
相关论文
共 50 条
  • [41] Simulation of reversible molecular mechanical logic gates and circuits
    Seet, Ian
    Ouldridge, Thomas E.
    Doye, Jonathan P. K.
    PHYSICAL REVIEW E, 2023, 107 (02)
  • [42] Modeling and simulation of combinational CMOS logic circuits by ANFIS
    Hayati, Mohsen
    Rezaei, Abbas
    Seifi, Majid
    Naderi, Ali
    MICROELECTRONICS JOURNAL, 2010, 41 (07) : 381 - 387
  • [43] Simulation and Educational Tool for Fault Modelling in Logic Circuits
    Jano, Rajmond
    Fodor, Alexandra
    Ilies, Adelina Ioana
    2016 39TH INTERNATIONAL SPRING SEMINAR ON ELECTRONICS TECHNOLOGY (ISSE), 2016, : 476 - 479
  • [44] SMALL-COMPUTER SIMULATION OF LOGIC-CIRCUITS
    SILVESTER, PP
    INTERNATIONAL JOURNAL OF ELECTRICAL ENGINEERING EDUCATION, 1990, 27 (04) : 334 - 343
  • [45] SIMULATION OF SINGLE-ELECTRON LOGIC-CIRCUITS
    KUWAMURA, N
    TANIGUCHI, K
    HAMAGUCHI, C
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 1994, 77 (09): : 65 - 73
  • [46] Simulation Approach for Timing Analysis of Genetic Logic Circuits
    Baig, Hasan
    Madsen, Jan
    ACS SYNTHETIC BIOLOGY, 2017, 6 (07): : 1169 - 1179
  • [47] METHODS FOR LOGIC SIMULATION AND DELAY MODELING IN DIGITAL CIRCUITS
    ANTREICH, KJ
    KRODEL, HT
    AEU-ARCHIV FUR ELEKTRONIK UND UBERTRAGUNGSTECHNIK-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 1990, 44 (02): : 104 - 113
  • [48] ON ONE METHOD OF PARALLEL SIMULATION OF LOGIC-CIRCUITS
    ANDRJUKHIN, AI
    AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1990, (06): : 87 - 88
  • [49] Automatic partitioner for distributed parallel logic simulation
    Chang, KH
    Wang, HW
    Yeh, YJ
    Ku, SY
    Proceedings of the Fourth IASTED International Conference on Modelling, Simulation, and Optimization, 2004, : 312 - 316
  • [50] PARALLEL DISTRIBUTED-TIME LOGIC SIMULATION
    SOULE, L
    GUPTA, A
    IEEE DESIGN & TEST OF COMPUTERS, 1989, 6 (06): : 32 - 48
12345