Model partitioning and the performance of distributed timewarp simulation of logic circuits

被引：1
|
作者：
Cloutier, J. [1 ]
Cerny, E. [1 ]
Guertin, F. [1 ]
机构：
[1] Universite de Montreal, Montreal, Canada
来源：
Simulation Practice and Theory | 1997年 / 5卷 / 01期
关键词：
Number:; OGPIN-007; Acronym:; NSERC; Sponsor: Natural Sciences and Engineering Research Council of Canada;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：83 / 99
相关论文
共 50 条
  • [21] SIMULATION OF HYBRID CIRCUITS IN CONSTRAINT LOGIC PROGRAMMING
    GRAF, T
    VANHENTENRYCK, P
    PRADELLESLASSERRE, C
    ZIMMER, L
    COMPUTERS & MATHEMATICS WITH APPLICATIONS, 1990, 20 (9-10) : 45 - 56
  • [22] A Simulation Study of Analogue and Logic Circuits with CNTFETs
    Marani, R.
    Perri, A. G.
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2016, 5 (06) : M38 - M43
  • [23] VERIFICATION OF SYNCHRONOUS CIRCUITS BY SYMBOLIC LOGIC SIMULATION
    BRYANT, RE
    LECTURE NOTES IN COMPUTER SCIENCE, 1990, 408 : 14 - 24
  • [24] Simulation of sequential circuits using logic programming
    Lyul'kin, AE
    AUTOMATIC CONTROL AND COMPUTER SCIENCES, 1999, 33 (02) : 43 - 50
  • [25] SIMULATION OF BINARY LOGIC CIRCUITS BY DIGITAL COMPUTERS
    BOYCE, AH
    EMMERSON, RC
    STRINGER, DV
    WEST, BG
    MARCONI REVIEW, 1971, 34 (181): : 121 - &
  • [26] Compiled code in distributed logic simulation
    Wang, Jun
    Tropper, Carl
    PROCEEDINGS OF THE 2006 WINTER SIMULATION CONFERENCE, VOLS 1-5, 2006, : 981 - +
  • [27] Performance partitioning impact in distributed simulation of high-level algebraic Petri nets
    Djemame, K
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2003, 150 (02): : 121 - 132
  • [28] Circuit partitioning for distributed VHDL fault simulation
    Ryan, CA
    NINTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1996, : 255 - 258
  • [29] Efficient Model Partitioning for Distributed Model Transformations
    Benelallam, Amine
    Tisi, Massimo
    Sanchez Cuadrado, Jesus
    de Lara, Juan
    Cabot, Jordi
    PROCEEDINGS OF THE 2016 ACM SIGPLAN INTERNATIONAL CONFERENCE ON SOFTWARE LANGUAGE ENGINEERING (SLE'16), 2016, : 226 - 238
  • [30] Neural network model for logic circuits
    Zhang, Zhong
    Wei, Daozheng
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 1993, 21 (08): : 77 - 81
12345