共 50 条
- [12] DISTRIBUTED SIMULATION - THE MODEL AND ITS PERFORMANCE CA-DSP 89, VOLS 1 AND 2: 1989 INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SIGNAL PROCESSING, 1989, : 431 - 434
- [13] Graph partitioning applied to the logic testing of combinational circuits Discrete Appl Math, 1-3 (131):
- [14] BDD-based logic partitioning for sequential circuits PROCEEDINGS OF THE ASP-DAC '97 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1997, 1996, : 607 - 612
- [15] Logic-on-Logic Partitioning Techniques for 3-Dimensional Integrated Circuits 2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 789 - 792
- [16] Partitioning PCS networks for distributed simulation HIGH PERFORMANCE COMPUTING - HIPC 2000, PROCEEDINGS, 2001, 1970 : 449 - 458
- [19] On efficient logic-level simulation of digital circuits represented by the SSBDD model 2002 23RD INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2002, : 621 - 624
- [20] Logic Process Merging for Conservative Parallel Simulation of Logic Circuits PROCEEDINGS OF 2013 IEEE 4TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND SERVICE SCIENCE (ICSESS), 2012, : 1037 - 1040