Efficient partitioning method for distributed logic simulation of VLSI circuits

被引：2

作者：

Guettaf, A ^{[1
]}

Bazargan-Sabet, P ^{[1
]}

机构：

[1] Univ Paris 06, Lab ASIM, LIP6, CAO,VLSI, F-75252 Paris 05, France

来源：

31ST ANNUAL SIMULATION SYMPOSIUM, PROCEEDINGS | 1998年

关键词：

D O I：

10.1109/SIMSYM.1998.668488

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

Distributed simulation is expected to provide a significant speed up to simulation run time. Partitioning and load balancing are very influencing factors for speed up. This paper presents an efficient partitioning method for distributed VLSI circuits simulation. The main features of this method are the use of a logic replication algorithm: a realistic cost function based on precalculated activity of the circuit using a probabilistic algorithm, and a the balance between execution cost and communication cost. A distributed simulator based on a conservative synchronization method has been used to evaluate the performance of the partitioning.

引用

页码：196 / 201

页数：6

共 50 条

[1] Reducing communication overhead in distributed logic simulation of VLSI circuits
Guettaf, A
Bazargan-Sabet, P
PROCEEDINGS OF THE 1998 SUMMER COMPUTER SIMULATION CONFERENCE: SIMULATION AND MODELING TECHNOLOGY FOR THE TWENTY-FIRST CENTURY, 1998, : 278 - 283
[2] Model partitioning and the performance of distributed timewarp simulation of logic circuits
Cloutier, J.
Cerny, E.
Guertin, F.
Simulation Practice and Theory, 1997, 5 (01): : 83 - 99
[3] Efficient method for simulating time delays of distributed interconnections in VLSI circuits
Maffezzoni, P
Brambilla, A
ELECTRONICS LETTERS, 1999, 35 (12) : 976 - 977
[4] AN EFFICIENT HYPERGRAPH BISECTION ALGORITHM FOR PARTITIONING VLSI CIRCUITS
KAMIDOI, Y
WAKABAYASHI, S
YOSHIDA, N
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1992, E75A (10) : 1272 - 1279
[5] An efficient two-level partitioning algorithm for VLSI circuits
Cherng, JS
Chen, SJ
Tsai, CC
Ho, JM
PROCEEDINGS OF ASP-DAC '99: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1999, 1999, : 69 - 72
[6] An efficient multi-level partitioning algorithm for VLSI circuits
Cherng, JS
Chen, SJ
16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2003, : 70 - 75
[7] Partitioning of VLSI circuits and systems
Johannes, FM
33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 83 - 87
[8] Parallel logic simulation of million-gate VLSI circuits
Zhu, LJ
Chen, G
Szymanski, BK
Tropper, C
Zhang, T
MASCOTS 2005:13th IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, 2005, : 521 - 524
[9] Efficient Digital Waveform Compression Method for Logic Simulation of Integrated Circuits
Xie Y.
Li L.
Yu W.
Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2021, 33 (11): : 1786 - 1794
[10] An efficient multi-way algorithm for balanced partitioning of VLSI circuits
Tan, X
Tong, J
Tan, P
Park, N
Lombardi, F
INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 608 - 613

← 1 2 3 4 5 →