Efficient partitioning method for distributed logic simulation of VLSI circuits

被引：2

作者：

Guettaf, A ^{[1
]}

Bazargan-Sabet, P ^{[1
]}

机构：

[1] Univ Paris 06, Lab ASIM, LIP6, CAO,VLSI, F-75252 Paris 05, France

来源：

31ST ANNUAL SIMULATION SYMPOSIUM, PROCEEDINGS | 1998年

关键词：

D O I：

10.1109/SIMSYM.1998.668488

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

Distributed simulation is expected to provide a significant speed up to simulation run time. Partitioning and load balancing are very influencing factors for speed up. This paper presents an efficient partitioning method for distributed VLSI circuits simulation. The main features of this method are the use of a logic replication algorithm: a realistic cost function based on precalculated activity of the circuit using a probabilistic algorithm, and a the balance between execution cost and communication cost. A distributed simulator based on a conservative synchronization method has been used to evaluate the performance of the partitioning.

引用

页码：196 / 201

页数：6

共 50 条

[41] SIMULATION OF DIGITAL VLSI CIRCUITS.
Dunn, A.
1983, (03):
[42] An evolutionary method for efficient computation of mutual capacitance for VLSI circuits based on the method of images
Bontzios, Yiorgos I.
Dimopoulos, Michael G.
Hatzopoulos, Alkis A.
SIMULATION MODELLING PRACTICE AND THEORY, 2011, 19 (02) : 638 - 648
[43] A two-pass diagnosis method for accurately locating logic faults in VLSI circuits
Vohra, Fazela
Gui, Ping
Zhou, Carl
2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, : 255 - +
[44] PARALLEL LOGIC SIMULATION OF VLSI SYSTEMS
BAILEY, ML
BRINER, JV
CHAMBERLAIN, RD
ACM COMPUTING SURVEYS, 1994, 26 (03) : 255 - 294
[45] VLSI SYSTEMS FOR SIMULTANEOUS IN LOGIC SIMULATION
Karthik, S.
Priyadarsini, K.
Jeanshilpa, V
PROCEEDINGS OF THE 2018 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRICAL, CONTROL AND COMMUNICATION (RTECC), 2018, : 23 - 27
[46] PARTITIONING OF LOGIC-CIRCUITS FOR EXHAUSTIVE TESTING
LALA, PK
TAO, DL
INTERNATIONAL JOURNAL OF ELECTRONICS, 1990, 69 (02) : 225 - 231
[47] Using reverse circuit execution for efficient parallel simulation of logic circuits
Perumalla, K
Fujimoto, R
MATHEMATICS OF DATA/IMAGE CODING, COMPRESSION, AND ENCRYPTION V, WITH APPLICATIONS, 2002, 4793 : 267 - 275
[48] An Efficient Data Partitioning Method in Distributed Heterogeneous Bandwidth Environment
Ma Q.
Ji H.
Zhao Y.
Mao K.
Wang G.
Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2020, 57 (12): : 2683 - 2693
[49] Proposing an efficient method to estimate and reduce crosstalk after placement in VLSI circuits
Mehdizadeh, Arash
Zamani, Morteza Saheb
2008 IEEE/ACS INTERNATIONAL CONFERENCE ON COMPUTER SYSTEMS AND APPLICATIONS, VOLS 1-3, 2008, : 61 - 68
[50] New graph-based algorithms for partitioning VLSI circuits
Augeri, CJ
Ali, HH
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4, PROCEEDINGS, 2004, : 521 - 524

← 1 2 3 4 5 →