Efficient Digital Waveform Compression Method for Logic Simulation of Integrated Circuits

被引：0
|
作者：
Xie Y. [1 ,2 ]
Li L. [1 ,2 ]
Yu W. [1 ,2 ]
机构：
[1] Department of Computer Science and Technology, Tsinghua University, Beijing
[2] Beijing National Research Center for Information Science and Technology, Beijing
来源：
Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics | 2021年 / 33卷 / 11期
关键词：
Circuit simulation; Digital waveform; Pipeline technology; Waveform compression;
D O I：
10.3724/SP.J.1089.2021.18799
中图分类号：
学科分类号：
摘要：
Circuit simulation becomes more and more important in integrated circuit design. For VLSI circuits, the simulation usually outputs signal waveforms occupying massive storage space. The compression of these signal waveforms becomes crucial to the efficiency of circuit simulation. Logic simulation mainly outputs the signal values at the time of signal transition and some auxiliary information such as signal name, signal type, signal width. A compression method for auxiliary information is proposed. Then, the signal name compression scheme in existing work is improved according to the characteristics of signal value data, and a more efficient digital waveform compression storage format is proposed. The proposed format is more adaptive to the variable-length coding for compression. At the same time, general compression algorithms can be used for secondary compression, thereby further improve the compression rate. Finally, through parallel computing, the compression and decompression procedure can run in a three-stage pipeline mode. The proposed method largely reduces the compression and decompression time, and can be better integrated within the logic simulator. The experimental results show that with the proposed method the compression rate can be as large as 720. Compared with the existing methods, the compression rate is increased by nearly 23 times with shorter compression and decompression time. © 2021, Beijing China Science Journal Publishing Co. Ltd. All right reserved.
引用
收藏
页码：1786 / 1794
页数：8
相关论文
共 14 条
  • [1] Liu Jun, Han Yinhe, Li Xiaowei, Test data compression technique using dynamic updating reference slices for IP cores, Journal of Computer-Aided Design & Computer Graphics, 22, 11, pp. 2013-2020, (2010)
  • [2] Zhan Wenfa, Wu Qiong, Cheng Yifei, Et al., Integrated circuit test data compression scheme built-in generalized folding technology, Journal of Computer-Aided Design & Computer Graphics, 29, 8, pp. 1542-1548, (2017)
  • [3] Livinston F, Magotra N, Stearns S, Et al., Real time implementation concerns for lossless waveform compression, Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 1267-1270, (1995)
  • [4] Hatami S, Feldmann P, Abbaspour S, Et al., Efficient compres- sion and handling of current source model library waveforms, Proceedings of Design, Automation & Test in Europe Conference & Exhibition, pp. 1178-1183, (2009)
  • [5] Hatami S, Pedram M., Efficient representation, stratification, and compression of variational CSM library waveforms using robust principle component analysis, Proceedings of Design, Automation & Test in Europe Conference & Exhibition, pp. 1285-1290, (2010)
  • [6] Liu Yi, Yang Fan, Zeng Xuan, An efficient compression method for analog waveforms, Journal of Fudan University: Natural Science, 52, 4, pp. 72-77, (2013)
  • [7] Saurabh S, Mittal P., A practical methodology to compress technology libraries using recursive polynomial representation, Proceedings of the 31st International Conference on VLSI Design, pp. 301-306, (2018)
  • [8] Naroska E, Ruan S J, Ho C L, Et al., A novel approach for digital waveform compression, Proceedings of the Asia and South Pacific Design Automation Conference, pp. 712-715, (2003)
  • [9] Deutsch P., RFC 1951-1996: DEFLATE compressed data format specification version 1.3
  • [10] Yazdanpanah A, Hashemi M R., A new compression ratio prediction algorithm for hardware implementations of LZW data compression, Proceedings of the 15th CSI International Symposium on Computer Architecture and Digital Systems, pp. 155-156, (2010)
12