CMOS IC for Gb/s Viterbi decoding: system design and VLSI implementation

被引：0
|
作者：
Aachen Univ of Technology , Aachen, Germany [1 ]
机构：
来源：
IEEE Trans Very Large Scale Integr VLSI Syst | / 1卷 / 17-31期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
37
引用
收藏
相关论文
共 50 条
  • [31] VLSI DEVELOPMENT SYSTEM SPANS ALL PHASES OF IC-DESIGN
    CHAO, G
    LEE, CC
    SMITH, T
    ELECTRONICS, 1982, 55 (22): : 105 - 110
  • [32] 3.5-gb/s 0.35-μm CMOS data decision IC
    Gu, Z
    Wang, ZG
    Wang, H
    Tao, R
    Xie, TT
    Xie, SZ
    Dong, Y
    FIBER OPTICS AND OPTOELECTRONICS FOR NETWORK APPLICATIONS, 2001, 4603 : 283 - 286
  • [33] Design and implementation of a CMOS power feedback linearization IC for RF power amplifiers
    Shi, Bo
    Sundstrom, Lars
    Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 2
  • [34] Design and implementation of a CMOS power feedback linearization IC for RF power amplifiers
    Shi, B
    Sundström, L
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 252 - 255
  • [35] MCM-C/D design for the CMOS implementation of the S/390 system
    Katopis, G
    Becker, D
    Smith, H
    Stoller, H
    47TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 1997 PROCEEDINGS, 1997, : 479 - 485
  • [36] Design of 2.5 Gb/s CMOS optical transceiver array
    Lee, KJ
    Lee, HH
    Lee, SB
    Choi, YW
    PHOTONIC INTEGRATED SYSTEMS, 2003, 4998 : 114 - 121
  • [37] A VLSI-CAD SYSTEM FOR EFFICIENT DESIGN OF CMOS/390 PROCESSORS
    TIETZ, A
    KOEHL, J
    MICROPROCESSING AND MICROPROGRAMMING, 1991, 32 (1-5): : 227 - 234
  • [38] DESIGN, SELECTION AND IMPLEMENTATION OF A CONTENT-ADDRESSABLE MEMORY FOR A VLSI CMOS CHIP ARCHITECTURE
    JONES, S
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1988, 135 (03): : 165 - 172
  • [39] Design techniques for Gb/s of CMOS SCL circuits applications
    Lu, JH
    Tian, L
    Chen, HT
    Xie, TT
    Chen, ZH
    Wang, ZG
    2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 559 - 562
  • [40] DESIGN EXAMPLES OF SYSTEM PARTITIONING AND PERFORMANCE ALLOCATION FOR VLSI IMPLEMENTATION
    AGRAWAL, BP
    JANAKIRAMAN, N
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1986, 4 (01) : 4 - 14
12345