CMOS IC for Gb/s Viterbi decoding: system design and VLSI implementation

被引：0
|
作者：
Aachen Univ of Technology , Aachen, Germany [1 ]
机构：
来源：
IEEE Trans Very Large Scale Integr VLSI Syst | / 1卷 / 17-31期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
37
引用
收藏
相关论文
共 50 条
  • [11] VLSI design and implementation of CMOS current conveyors
    Kayed, SI
    Ragaie, HF
    Abou el-Ela, M
    Soliman, FAS
    ICM'99: ELEVENTH INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, 1999, : 55 - 57
  • [12] Research and Implementation of Viterbi Decoding in TD-LTE System
    Li Li-fu
    Li Hai-wen
    Li Hong-liang
    Gu Yong-jun
    2017 IEEE 2ND ADVANCED INFORMATION TECHNOLOGY, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (IAEAC), 2017, : 890 - 894
  • [13] A PRACTICAL IC DESIGN SYSTEM FOR VLSI TECHNOLOGY
    DLAY, SS
    INTEGRATION-THE VLSI JOURNAL, 1988, 6 (02) : 213 - 227
  • [14] RTL Design and VLSI Implementation of an efficient Convolutional Encoder and Adaptive Viterbi Decoder
    Suganya, G. S.
    Kavya, G.
    2013 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2013, : 494 - 498
  • [15] Design of a low-power 1.5 gb/s CMOS 1:4 demultiplexer IC
    Lu, WC
    Wang, ZG
    Tian, L
    Xie, TT
    Dong, Y
    Xie, SZ
    FIBER OPTICS AND OPTOELECTRONICS FOR NETWORK APPLICATIONS, 2001, 4603 : 174 - 177
  • [16] 10 Gb/s 0.18 μm CMOS transceiver IC
    Lei, Kai
    Miao, Yu
    Feng, Jun
    Wang, Zhi-Gong
    Bandaoti Guangdian/Semiconductor Optoelectronics, 2005, 26 (04): : 350 - 352
  • [17] DESIGN AT THE SYSTEM-LEVEL WITH VLSI CMOS
    SECHLER, RF
    GROHOSKI, GF
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1995, 39 (1-2) : 5 - 22
  • [18] VLSI Architecture for Configurable and Low-Complexity Design of Hard-Decision Viterbi Decoding Algorithm
    Putra, Rachmad Vidya Wicaksana
    Adiono, Trio
    JOURNAL OF ICT RESEARCH AND APPLICATIONS, 2016, 10 (01) : 57 - 75
  • [19] VLSI Design and Implementation of Homophonic Security System
    Sklavos, N.
    Kitsos, P.
    Koufopavlou, O.
    2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2012, : 69 - 72
  • [20] DESIGN AND IMPLEMENTATION OF A PROCEDURAL VLSI LAYOUT SYSTEM
    MATA, JM
    VIJAYAN, G
    LECTURE NOTES IN COMPUTER SCIENCE, 1985, 206 : 412 - 427
12345