CMOS IC for Gb/s Viterbi decoding: system design and VLSI implementation

被引：0
|
作者：
Aachen Univ of Technology , Aachen, Germany [1 ]
机构：
来源：
IEEE Trans Very Large Scale Integr VLSI Syst | / 1卷 / 17-31期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
37
引用
收藏
相关论文
共 50 条
  • [41] A Novalized VLSI Design and Implementation of EEG Signal Acquisition System
    Rajesh, G. N.
    Kumar, Pavan E.
    2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 1955 - 1959
  • [42] Design and implementation of a 320 Gb/s switch fabric
    Li, WJ
    Gong, YP
    Xu, Y
    Zheng, K
    Liu, B
    2003 INTERNATIONAL CONFERENCE ON COMPUTER NETWORKS AND MOBILE COMPUTING, PROCEEDINGS, 2003, : 143 - 148
  • [43] Design, Implementation and Comparative Analysis of Kogge Stone Adder using CMOS and GDI design: A VLSI Based Approach
    Shilpa, C. N.
    Shinde, Kunjan D.
    Nithin, H., V
    2016 8TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS (CICN), 2016, : 570 - 574
  • [44] A 1.9 Gb/s 358 mW 16-256 state reconfigurable Viterbi accelerator in 90 nm CMOS
    Anders, Mark A.
    Mathew, Sanu K.
    Hsu, Steven K.
    Krishnamurthy, Ram K.
    Borkar, Shekhar
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (01) : 214 - 222
  • [45] 40 Gb/s TDM system using InPHBT IC technology
    Krishnamurthy, K
    Vetury, R
    Xu, J
    Shou, A
    Jaganathan, S
    Cheng, K
    Chow, J
    Mensa, D
    Zhang, LY
    Gontijo, I
    Vu, S
    Winczewski, C
    Liu, YZ
    Pullela, R
    Rodwell, M
    2003 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 2003, : 1189 - 1192
  • [46] The Design and Implementation of IC Card System Based on Digital Campus
    Li, Jiang
    PROCEEDINGS OF THE 2016 4TH INTERNATIONAL CONFERENCE ON MACHINERY, MATERIALS AND COMPUTING TECHNOLOGY, 2016, 60 : 297 - 300
  • [47] Recent progress in 40Gb/s IC/OEIC design and manufacturing
    Sovero, EA
    Hendarman, A
    Massey, B
    Wu, C
    McDonough, R
    Hendrickson, N
    Huelsman, A
    Deyhimy, I
    LEOS 2001: 14TH ANNUAL MEETING OF THE IEEE LASERS & ELECTRO-OPTICS SOCIETY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 501 - 502
  • [48] Multi-Gb/s LDPC Code Design and Implementation
    Sha, Jin
    Wang, Zhongfeng
    Gao, Minglun
    Li, Li
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (02) : 262 - 268
  • [49] A Single-40 Gb/s Dual-20 Gb/s Serializer IC With SFI-5.2 Interface in 65 nm CMOS
    Kanda, Kouichi
    Tamura, Hirotaka
    Yamamoto, Takuji
    Matsubara, Satoshi
    Kibune, Masaya
    Doi, Yoshiyasu
    Shibasaki, Takayuki
    Tzartzanis, Nestoras
    Kristensson, Anders
    Parikh, Samir
    Ide, Satoshi
    Tsunoda, Yukito
    Yamabana, Tetsuji
    Sugawara, Mariko
    Kuwata, Naoki
    Ikeuchi, Tadashi
    Ogawa, Junji
    Walker, William W.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (12) : 3580 - 3589
  • [50] VCSEL based optical transceiver module operating at 25 Gb/s and using a single CMOS IC
    Gil, Afriat
    Lior, Horwitz
    Dror, Lazar
    Assaf, Issachar
    Alexander, Pogrebinsky
    Adee, Ran
    Ehud, Shoor
    Roi, Bar
    Rushdy, Saba
    BROADBAND ACCESS COMMUNICATION TECHNOLOGIES VI, 2012, 8282
12345