CMOS IC for Gb/s Viterbi decoding: system design and VLSI implementation

被引：0

|

作者：

Aachen Univ of Technology , Aachen, Germany ^{[1
]}

机构：

来源：

IEEE Trans Very Large Scale Integr VLSI Syst | / 1卷 / 17-31期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

37

引用

收藏

相关论文

共 50 条

[21] GaAs VLSI implementation of a 2.5 Gb/s ATM label translator
Moussa, I
Lassen, PS
GAAS IC SYMPOSIUM - 18TH ANNUAL, TECHNICAL DIGEST 1996, 1996, : 69 - 72
[22] VLSI design of an M-path decoder IC suitable for bidirectional decoding of convolutional codes
Chalifoux, M.
Nguyen, M.
Savaria, Y.
Belzile, J.
Haccoun, D.
Microelectronics Journal, 1993, 24 (05) : 565 - 576
[23] 10 Gb/s 0.18 μm CMOS laser diode driver IC
Lei, Kai
Feng, Jun
Wang, Zhi-Gong
Dianzi Qijian/Journal of Electron Devices, 2004, 27 (03):
[24] A redundant multivalued logic for a 10-Gb/s CMOS demultiplexer IC
Tanabe, A
Nakahara, Y
Furukawa, A
Mogami, T
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (01) : 107 - 113
[25] 0.97 mW/Gb/s, 4 Gb/s CMOS clock and data recovery IC with dynamic voltage scaling
Byun, Sangjin
IET CIRCUITS DEVICES & SYSTEMS, 2016, 10 (03) : 220 - 228
[26] Design and implementation of an IC card application system
Jisuanji Gongcheng, 1 (56-60):
[27] DESIGN FOR TESTABILITY AND DIAGNOSIS IN A VLSI CMOS SYSTEM/370 PROCESSOR
STARKE, CW
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1990, 34 (2-3) : 355 - 362
[28] DESIGN FOR Gb/s LOGIC IC'S USING SST.
Suzuki, Masao
Ichino, Haruhiko
Konaka, Shinsuke
Hagimoto, Kazuo
Denki Tsushin Kenkyujo kenkyu jitsuyoka hokoku, 1987, 36 (04): : 509 - 516
[29] DESIGN AND IMPLEMENTATION OF A GENERAL-PURPOSE MEDIAN FILTER UNIT IN CMOS VLSI
KARAMAN, M
ONURAL, L
ATALAR, A
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (02) : 505 - 513
[30] VLSI DEVELOPMENT SYSTEM SPANS ALL PHASES OF IC DESIGN.
CHAO, GENE
LEE, CHONG C.
SMITH, TERRY
1982, V 55 (N 22): : 105 - 110

← 1 2 3 4 5 →