Design techniques for Gb/s of CMOS SCL circuits applications

被引：0

作者：

Lu, JH ^{[1
]}

Tian, L ^{[1
]}

Chen, HT ^{[1
]}

Xie, TT ^{[1
]}

Chen, ZH ^{[1
]}

Wang, ZG ^{[1
]}

机构：

[1] SE Univ, Inst RF&OE ICs, Radio Engn Dept, Nanjing 210096, Peoples R China

来源：

2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS | 2001年

关键词：

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents the design techniques of Gb/s CMOS SCL circuits. Basic SCL functional cells including a 2:1 multiplexer, a D-latch, and XOR/NXOR, AND/NAND, OR/NOR gates are described in detail. Simulations show that a SCL static frequency divider can operate faster than a CMOS static logic one. Experimental results of an SCL 1:4 static frequency divider and an SCL 4:1 multiplexer both in 0.35mum CMOS technology prove that SCL circuits can be used in Gb/s applications.

引用

页码：559 / 562

页数：4

共 50 条

[1] CMOS CIRCUITS FOR GB/S SERIAL DATA COMMUNICATION
EWEN, JF
SOYUER, M
WIDMER, AX
WRENNER, KR
PARKER, BD
AINSPAN, HA
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1995, 39 (1-2) : 73 - 81
[2] Design Techniques for CMOS Wireline NRZ Receivers Up To 56 Gb/s
Razavi, Behzad
IEEE OPEN JOURNAL OF THE SOLID-STATE CIRCUITS SOCIETY, 2023, 3 : 118 - 133
[3] Recent advances in CMOS circuits towards 40 Gb/s and
Simbürger, W
Tiebout, M
Kehrer, D
Wohlmuth, HD
Knapp, H
Wurzer, M
Rest, M
2003 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, DIGEST OF PAPERS, 2003, : 76 - 79
[4] DESIGN OF CMOS-SOS CIRCUITS FOR SPACE APPLICATIONS
KITAJEWSKI, L
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1981, 28 (03) : 3569 - 3574
[5] Design Techniques for CMOS Backplane Transceivers Approaching 30-Gb/s Data Rates
Bulzacchelli, John F.
2013 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2013,
[6] Thermal-Aware Design Techniques for Nanometer CMOS Circuits
Calimera, A.
Duraisami, K.
Sathanur, A.
Sithambaram, P.
Bahar, R. I.
Macii, A.
Macii, E.
Poncino, M.
JOURNAL OF LOW POWER ELECTRONICS, 2008, 4 (03) : 374 - 384
[7] Design techniques for gate-leakage reduction in CMOS circuits
Guindi, RS
Najm, FN
4TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2003, : 61 - 65
[8] CMOS techniques for 10Gb/s optical transceivers
Green, MM
2003 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2003, : 209 - 212
[9] DESIGN OF CMOS CIRCUITS
RADHAKRISHNAN, D
IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1991, 138 (01): : 83 - 90
[10] High speed CMOS circuits up to 40 Gb/s and 50 GHz
Wohlmuth, HD
Kehrer, D
Tiebout, M
Knapp, H
Wurzer, M
Simbürger, W
GAAS IC SYMPOSIUM - 25TH ANNUAL TECHNICAL DIGEST 2003, 2003, : 31 - 34

← 1 2 3 4 5 →