Design techniques for Gb/s of CMOS SCL circuits applications

被引：0

作者：

Lu, JH ^{[1
]}

Tian, L ^{[1
]}

Chen, HT ^{[1
]}

Xie, TT ^{[1
]}

Chen, ZH ^{[1
]}

Wang, ZG ^{[1
]}

机构：

[1] SE Univ, Inst RF&OE ICs, Radio Engn Dept, Nanjing 210096, Peoples R China

来源：

2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS | 2001年

关键词：

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents the design techniques of Gb/s CMOS SCL circuits. Basic SCL functional cells including a 2:1 multiplexer, a D-latch, and XOR/NXOR, AND/NAND, OR/NOR gates are described in detail. Simulations show that a SCL static frequency divider can operate faster than a CMOS static logic one. Experimental results of an SCL 1:4 static frequency divider and an SCL 4:1 multiplexer both in 0.35mum CMOS technology prove that SCL circuits can be used in Gb/s applications.

引用

页码：559 / 562

页数：4

共 50 条

[41] Design of 2.5Gb/s transimpedance amplifier using CMOS technologies
Kim, Seung-Hoon
Kam, Chi-Uk
Lee, Jong-Hwa
9TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY: TOWARD NETWORK INNOVATION BEYOND EVOLUTION, VOLS 1-3, 2007, : 1825 - +
[42] A CMOS IC for Gb/s Viterbi decoding: System design and VLSI implementation
Dawid, H
Fettweis, G
Meyr, H
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1996, 4 (01) : 17 - 31
[43] CMOS IC for Gb/s Viterbi decoding: system design and VLSI implementation
Aachen Univ of Technology , Aachen, Germany
IEEE Trans Very Large Scale Integr VLSI Syst, 1 (17-31):
[44] Assessment of 40Gb/s techniques for metro/regional applications
Grobe, Klaus
Friedrich, Lars
Lempert, Volker
2006 OPTICAL FIBER COMMUNICATION CONFERENCE/NATIONAL FIBER OPTIC ENGINEERS CONFERENCE, VOLS 1-6, 2006, : 1394 - +
[45] Evolution of bootstrap techniques in low-voltage CMOS digital VLSI circuits for SOC applications
Kuo, JB
Fifth International Workshop on System-on-Chip for Real-Time Applications, Proceedings, 2005, : 143 - 148
[46] CMOS 5 Gb/s receiver
College of Information Science and Technology, Nankai University, Tianjin 300071, China
不详
Guti Dianzixue Yanjiu Yu Jinzhan, 2007, 4 (514-518+534):
[47] Inductorless CMOS Receiver Front-End Circuits for 10-Gb/s Optical Communications
Chen, Hsin-Liang
Chen, Chih-Hao
Yang, Wei-Bin
Chiang, Jen-Shiun
JOURNAL OF APPLIED SCIENCE AND ENGINEERING, 2009, 12 (04): : 449 - 458
[48] Design of New CMOS Current Mode Min and Max Circuits for FLC Chip Applications
Yosefi, Ghader
Mirzakouchaki, S.
Neda, Sh.
2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 89 - +
[49] CMOS RF CIRCUITS FOR DATA COMMUNICATIONS APPLICATIONS
SONG, BS
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (02) : 310 - 317
[50] Efficiency of low-power design techniques in multi-gate FET CMOS circuits
Pacha, C.
von Arnim, K.
Bauer, F.
Schulz, T.
Xiong, W.
San, K. T.
Marshall, A.
Baumann, T.
Cleavelin, C. -R.
Schruefer, K.
Berthold, J.
ESSCIRC 2007: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2007, : 111 - +

← 1 2 3 4 5 →