CMOS IC for Gb/s Viterbi decoding: system design and VLSI implementation

被引：0
|
作者：
Aachen Univ of Technology , Aachen, Germany [1 ]
机构：
来源：
IEEE Trans Very Large Scale Integr VLSI Syst | / 1卷 / 17-31期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
37
引用
收藏
相关论文
共 50 条
  • [1] A CMOS IC for Gb/s Viterbi decoding: System design and VLSI implementation
    Dawid, H
    Fettweis, G
    Meyr, H
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1996, 4 (01) : 17 - 31
  • [2] Design Space Exploration of Hard-Decision Viterbi Decoding: Algorithm and VLSI Implementation
    Habib, Irfan
    Paker, Ozgun
    Sawitzki, Sergei
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (05) : 794 - 807
  • [3] CMOS implementation of a digital viterbi system
    Ali, HH
    Aboul-Dahab, M
    PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 284 - 287
  • [4] A VLSI implementation of a FEC decoding system for DTMB (GB20600-2006) standard
    Zhong, Yan
    Yang, Haiyun
    Prabhakar, Abhiram
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 926 - 929
  • [5] Design and implementation of punctured viterbi decoder with full decoding capability for DAB system
    Wu, Chien-Ming
    Shieh, Ming-Der
    Hu, Min-Hsiung
    Lee, Ming-Chung
    2003, Chinese Institute of Electrical Engineering (10):
  • [6] Design and implementation of Viterbi encoding and decoding algorithm on FPGA
    Irfan, M
    Shah, SM
    Khan, AK
    17th ICM 2005: 2005 International Conference on Microelectronics, Proceedings, 2005, : 234 - 239
  • [7] 2.5 Gb/s 16∶1 MUX IC Design with CMOS
    ZHANG Cheng-an
    SemiconductorPhotonicsandTechnology, 2004, (04) : 233 - 236
  • [8] Robust VLSI architecture for system-on-chip design and its implementation in viterbi decoder
    Hatakawa, Y
    Yoshizawa, S
    Miyanaga, Y
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 25 - 28
  • [9] VLSI design and implementation of high-speed Viterbi decoder
    You, YX
    Wang, JX
    Lai, FC
    Ye, YZ
    2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4, 2002, : 64 - 68
  • [10] VLSI design and implementation of a high-speed Viterbi decoder
    Li, Qing
    Deng, Yunsong
    Zeng, Xiaoyang
    Gu, Yehua
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2007, 44 (12): : 2143 - 2148
12345